UPD160040 NEC | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 19

Technical content

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information. MOS INTEGRATED CIRCUIT µµµµPD160040 384-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 256-GRAY SCALES) DATA SHEET Document No. S15859EJ1V0DS00 (1st edition) Date Published January 2003 NS CP (K) Printed in Japan 2001The mark # shows major revised points.

DESCRIPTION

The µPD160040 is a source driver for TFT-LCDs capable of dealing with displays with 256-gray scales. Data input is based on digital input configured as 8 bits by 6 dots (2 pixels), which can realize a full-color display of 16,777,216 colors by output of 256 values γ -corrected by an internal D/A converter and 8-by-2 external power modules. Because the output dynamic range is as large as VSS2 + 0.2 V to VDD2 – 0.2 V, level inversion operation of the LCD’s common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 8-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity.

FEATURES

  • CMOS level input
  • 384 outputs
  • Input of 8 bits (gray scale data) by 6 dots
  • Capable of outputting 256 values by means of 8-by-2 external power modules (16 units) and a D/A converter
  • Logic power supply voltage (VDD1 ): 2.5 to 3.6 V
  • Driver power supply voltage (VDD2 ): 12.5 to 15.5 V (switchable, VSEL )
  • Output dynamic range: VSS2 + 0.2 V to VDD2 – 0.2 V
  • High-speed data transfer: fCLK. = 55 MHz MAX. (internal data transfer speed when operating at 3.0 V ≤ VDD1 ≤ 3.6 V) fCLK. = 40 MHz MAX. (internal data transfer speed when operating at 2.5 V ≤ VDD1 < 3.0 V)
  • Apply for dot-line inversion, n-line inversion and column line inversion
  • Output voltage polarity inversion function (POL)
  • Output inversion function (POL21, POL 22)
  • Output reset control is possible (MODE)
  • Through-rate control is possible (SRC)
  • Output resistance control is possible (ORC)
  • Single bank arrangement is possible (loaded with slim TCP)

ORDERING INFORMATION

µPD160040N-xxx TCP (TAB package) Remark The TCP’s external shape is customized. To order the required shape, so please contact one of our sales representatives.

µµµµPD160040 1. BLOCK DIAGRAM 64-bit bidirectional shift register C 1 C2 C 63 C64 Data register Latch D/A converter Voltage follower output S1 S2 S3 S384 V0-V15 POL D 00-D07 D 10-D17 D 20-D27 STHR R,/L CLK STB MODE STHL V DD1 VSS1 D 30-D37 D 40-D47 D50-D57 POL21 POL22 Level shifter VSS2 VDD2 SRC ORC VSEL TEST Input Remark /xxx indicates active low signal. 2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER S1 S2 S383 S384 8-bit D/A converter Multi- plexer POL

Data Sheet S15859EJ1V0DS 3 µµµµPD160040 3. PIN CONFIGURATION (µµµµPD160040N-xxx) (Copper Foil Surface, Face-up) S384 S383 STHL S 382 D57 D56 D51 D50 D47 D46 D41 D40 D37 D36 D31 D30 SRC ORC VSEL VDD1 R,/L V15 V14 V13 V12 V11 V10 VDD2 VSS2 VSS1 MODE TEST CLK STB POL POL22 POL21 D D26 D21 D20 D17 D16 D11 D10 D07 D06 D01 S3 D00 S2 STHR S1 Copper Foil Surface Remark This figure does not specify the TCP package.

µµµµPD160040 4. PIN FUNCTIONS (1/2) Pin Symbol Pin Name I/O Description S1 to S384 Driver Output The D/A converted 256-gray-scale analog voltage is output. D00 to D07 Port 1 display data Input The display data is input with a width of 48 bits, viz., the gray scale data D10 to D17 (8 bits) by 6 dots (2 pixels). D20 to D27 DX0: LSB, DX7: MSB D30 to D37 Port 2 display data Input D40 to D47 D50 to D57 R,/L Shift direction control Input The shift direction control pin of shift register. The shift directions of the shift registers are as follows. R,/L = H (right shift): STHR input, S 1→ S384, STHL output R,/L = L (left shift): STHL input, S384→ S1, STHR output STHR Right shift start pulse I/O STHL Left shift start pulse I/O These are the start pulse input/output pins when connected in cascade. Loading of display data starts when a H level is read at the rising edge of CLK. A H level should be input at the pulse of one cycle of the clock signal. If the start pulse input is more than 2 CLK, the first 1 CLK of the H-level input is valid. For right shift, STHR is input and STHL is output. For left shift, STHL is input and STHR is output. CLK Shift clock Input The shift clock input pin of shift register. The display data is loaded into the data register at the rising edge. When 66-clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB’s rising edge. STB Latch Input The contents of the data register are transferred to the latch circuit at the rising edge. In addition, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period. SRC Through rate control Input SRC = H: High-through-rate period (large current consumption) SRC = L: Low-through-rate period (small current consumption) SRC is pulled up to the V DD1 in the IC. ORC Output resistance control Input ORC = H: Low output resistance period ORC = L: High output resistance period ORC is pulled up to the V DD1 in the IC. POL Polarity input Input POL = L: The S 2n−1 output uses V0-V7 as the reference supply. The S2n output uses V8-V15 as the reference supply. POL = H: The S2n−1 output uses V8-V15 as the reference supply. The S2n output uses V0-V7 as the reference supply. S2n−1 indicates the odd output and S2n indicates the even output. Input of the POL signal is allowed the setup time (tPOL–STB) with respect to STB’s rising edge. When it switches such as POL = H→ L or L→ H, all output pins are output reset during STB = H. When it does not switch, all output pins become Hi-Z (high impedance) during STB = H. Refer to 7. RELATIONSHIP BETWEEN MODE, STB, SRC, ORC, POL, AND OUTPUT WAVEFORM for details.

Data Sheet S15859EJ1V0DS 5 µµµµPD160040 (2/2) Pin Symbol Pin Name I/O Description MODE Output reset control Input MODE = H or open: Output reset MODE = L: No output reset MODE is pulled up to the V DD1 in the IC. POL21, POL22 Data inversion Input Select of inversion or no inversion for input data. POL21: Data inversion or no inversion of Port1. POL22: Data inversion or no inversion of Port2 POL21, POL22 = H: Data are inverted in the IC. POL21, POL22 = L: Data are not inverted in the IC. VSEL Driver voltage select Input The driver voltage can be switched by controlling the stationary bias current of the output amplifier via VSEL. VSEL = H: VDD2 = 12.5 to (14.0 V) (large bias current) VSEL = L or open: VDD2 = (14.0 V) to 15.0 V (small bias current) LPC is pulled down to the VSS1 in the IC. TEST Test Input Normally, set the TEST pin to H or leave open. This pin is pulled up to VDD1 in the IC. V0-V15 γ -corrected power supplies − Input the γ -corrected power supplies from outside by using operational amplifier. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. Make sure to maintain the following relationships. V VDD1 Logic power supply − 2.5 to 3.6 V VDD2 Driver power supply − 12.5 to 15.5 V VSS1 Logic ground − Grounding VSS2 Driver ground − Grounding Cautions 1. The power start sequence must be VDD1, logic input, and VDD2 & V0-V15 in that order. Reverse this sequence to shut down. 2. To stabilize the supply voltage, please be sure to insert a 0.47 µµµµF bypass capacitor between VDD1-VSS1 and V DD2-VSS2. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.1 µµµµF is also advised between the γγγγ-corrected

µµµµPD160040 5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE The µPD160040 incorporates a 8-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD’s counter electrode voltage. The D/A converter consists of ladder resistors and switches. The ladder resistors (r 0 to r253) are designed so that the ratio of LCD panel (γ -compensated voltages to V0’-V255’ and V0”-V255” is almost equivalent as shown in Figure 5−2. For the 2 sets of eight γ -compensated power supplies, V0-V7 and V8-V15, respectively, input gray scale voltages of the same polarity with respect to the 0.5 V DD2. Figure 5−1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V DD2, VSS2 and 0.5 VDD2, and γ -corrected voltages V0 to V15 and the input data. Be sure to maintain the voltage relationships below. VDD2 – 0.2 V ≥ V0 > V1 > V2 > V3 > V4 > V5 > V6 > V7 ≥ 0.5 VDD2 + 0.5 V 0.5 VDD2 – 0.5 V ≥ V8 > V9 > V10 > V11 > V12 > V13 > V14 > V15 ≥ VSS2 + 0.2 V Also, V6-V7 and V8-V9 are left open in the IC. Be sure to input the gray scale level power supply at a constant level to the all pins, as V0-V15. Figures 5−3 shows the relationship between the input data and the output voltage. Figure 5−−−−1. Relationship between Input Data and γ γ γ γ -corrected Power Supplies VDD2

0.5 VDD2

Input Data (HEX) 0.2 V 0.2 V 0.5 V 0.5 V

Data Sheet S15859EJ1V0DS 7 µµµµPD160040 Figure 5−−−−2. γγγγ-Corrected Voltages and Ladder Resistors Ratio rn Ratio1 Ratio2 Value rn Ratio1 Ratio2 Value rn Ratio1 Ratio2 Value rn Ratio1 Ratio2 Value Minimum resistance value 24 Remark The resistance ratio1 is a relative ratio in the case of setting the minimum resistance value to 1. The resistance ratio2 is a relative ratio in the case of setting the total resistance to 1. V6 V1’ V7 V0’ V239’’ V240’’ V241’’ V254’’ V255’’ V2’’ V3’’ V31’’ V32’’ V33’’ r29 r30 r31 r32 V10 r237 r238 r239 r240 r252 r253 V14 V1’’V9 V15 V0’’V8 V253’’ r251 r253 r252 r251 r240 r239 r238 r237 r32 r31 r30 r29 V255’ V254’ V253’ V241’ V240’ V239’ V33’ V32’ V31’ V3’ V2’

µµµµPD160040 Figure 5−−−−3. Relationship between Input Data and Output Voltage (POL21, POL22 = L) (1/2) (Output voltage 1) VDD2 – 0.2 V ≥≥≥≥ V0 > V1 > V2 > V3 > V4 > V5 > V6 > V7 ≥≥≥≥ 0.5 VDD2 + 0.5 V Data Data Data Data 00H V0' V7 40H V64' V4 80H V128' V3 C0H V192' V2 01H V1' V6 41H V65' V4+(V3-V4) X 32 / 1772 81H V129' V3+(V2-V3) X 26 / 1710 C1H V193' V2+(V1-V2) 30 / 1966 02H V2' V6+(V5-V6) X 86 / 2206 42H V66' V4+(V3-V4) X 64 / 1772 82H V130' V3+(V2-V3) X 50 / 1710 C2H V194' V2+(V1-V2) 60 / 1966 03H V3' V6+(V5-V6) X 172 / 2206 43H V67' V4+(V3-V4) X 96 / 1772 83H V131' V3+(V2-V3) X 76 / 1710 C3H V195' V2+(V1-V2) 90 / 1966 04H V4' V6+(V5-V6) X 258 / 2206 44H V68' V4+(V3-V4) X 128 / 1772 84H V132' V3+(V2-V3) X 100 / 1710 C4H V196' V2+(V1-V2) 122 / 1966 05H V5' V6+(V5-V6) X 344 / 2206 45H V69' V4+(V3-V4) X 160 / 1772 85H V133' V3+(V2-V3) X 124 / 1710 C5H V197' V2+(V1-V2) 154 / 1966 06H V6' V6+(V5-V6) X 430 / 2206 46H V70' V4+(V3-V4) X 192 / 1772 86H V134' V3+(V2-V3) X 148 / 1710 C6H V198' V2+(V1-V2) 186 / 1966 07H V7' V6+(V5-V6) X 514 / 2206 47H V71' V4+(V3-V4) X 224 / 1772 87H V135' V3+(V2-V3) X 172 / 1710 C7H V199' V2+(V1-V2) 218 / 1966 08H V8' V6+(V5-V6) X 598 / 2206 48H V72' V4+(V3-V4) X 254 / 1772 88H V136' V3+(V2-V3) X 198 / 1710 C8H V200' V2+(V1-V2) 250 / 1966 09H V9' V6+(V5-V6) X 680 / 2206 49H V73' V4+(V3-V4) X 284 / 1772 89H V137' V3+(V2-V3) X 224 / 1710 C9H V201' V2+(V1-V2) 282 / 1966 0AH V10' V6+(V5-V6) X 762 / 2206 4AH V74' V4+(V3-V4) X 314 / 1772 8AH V138' V3+(V2-V3) X 250 / 1710 CAH V202' V2+(V1-V2) 314 / 1966 0BH V11' V6+(V5-V6) X 842 / 2206 4BH V75' V4+(V3-V4) X 344 / 1772 8BH V139' V3+(V2-V3) X 276 / 1710 CBH V203' V2+(V1-V2) 348 / 1966 0CH V12' V6+(V5-V6) X 920 / 2206 4CH V76' V4+(V3-V4) X 374 / 1772 8CH V140' V3+(V2-V3) X 302 / 1710 CCH V204' V2+(V1-V2) 382 / 1966 0DH V13' V6+(V5-V6) X 998 / 2206 4DH V77' V4+(V3-V4) X 404 / 1772 8DH V141' V3+(V2-V3) X 328 / 1710 CDH V205' V2+(V1-V2) 416 / 1966 0EH V14' V6+(V5-V6) X 1074 / 2206 4EH V78' V4+(V3-V4) X 434 / 1772 8EH V142' V3+(V2-V3) X 354 / 1710 CEH V206' V2+(V1-V2) 450 / 1966 0FH V15' V6+(V5-V6) X 1148 / 2206 4FH V79' V4+(V3-V4) X 464 / 1772 8FH V143' V3+(V2-V3) X 380 / 1710 CFH V207' V2+(V1-V2) 484 / 1966 10H V16' V6+(V5-V6) X 1222 / 2206 50H V80' V4+(V3-V4) X 494 / 1772 90H V144' V3+(V2-V3) X 406 / 1710 D0H V208' V2+(V1-V2) 518 / 1966 11H V17' V6+(V5-V6) X 1294 / 2206 51H V81' V4+(V3-V4) X 524 / 1772 91H V145' V3+(V2-V3) X 432 / 1710 D1H V209' V2+(V1-V2) 554 / 1966 12H V18' V6+(V5-V6) X 1364 / 2206 52H V82' V4+(V3-V4) X 552 / 1772 92H V146' V3+(V2-V3) X 458 / 1710 D2H V210' V2+(V1-V2) 590 / 1966 13H V19' V6+(V5-V6) X 1432 / 2206 53H V83' V4+(V3-V4) X 580 / 1772 93H V147' V3+(V2-V3) X 484 / 1710 D3H V211' V2+(V1-V2) 626 / 1966 14H V20' V6+(V5-V6) X 1500 / 2206 54H V84' V4+(V3-V4) X 608 / 1772 94H V148' V3+(V2-V3) X 510 / 1710 D4H V212' V2+(V1-V2) 662 / 1966 15H V21' V6+(V5-V6) X 1566 / 2206 55H V85' V4+(V3-V4) X 636 / 1772 95H V149' V3+(V2-V3) X 536 / 1710 D5H V213' V2+(V1-V2) 698 / 1966 16H V22' V6+(V5-V6) X 1630 / 2206 56H V86' V4+(V3-V4) X 664 / 1772 96H V150' V3+(V2-V3) X 562 / 1710 D6H V214' V2+(V1-V2) 736 / 1966 17H V23' V6+(V5-V6) X 1694 / 2206 57H V87' V4+(V3-V4) X 692 / 1772 97H V151' V3+(V2-V3) X 588 / 1710 D7H V215' V2+(V1-V2) 774 / 1966 18H V24' V6+(V5-V6) X 1756 / 2206 58H V88' V4+(V3-V4) X 720 / 1772 98H V152' V3+(V2-V3) X 614 / 1710 D8H V216' V2+(V1-V2) 812 / 1966 19H V25' V6+(V5-V6) X 1816 / 2206 59H V89' V4+(V3-V4) X 748 / 1772 99H V153' V3+(V2-V3) X 640 / 1710 D9H V217' V2+(V1-V2) 850 / 1966 1AH V26' V6+(V5-V6) X 1876 / 2206 5AH V90' V4+(V3-V4) X 776 / 1772 9AH V154' V3+(V2-V3) X 666 / 1710 DAH V218' V2+(V1-V2) 890 / 1966 1BH V27' V6+(V5-V6) X 1934 / 2206 5BH V91' V4+(V3-V4) X 804 / 1772 9BH V155' V3+(V2-V3) X 692 / 1710 DBH V219' V2+(V1-V2) 930 / 1966 1CH V28' V6+(V5-V6) X 1990 / 2206 5CH V92' V4+(V3-V4) X 832 / 1772 9CH V156' V3+(V2-V3) X 718 / 1710 DCH V220' V2+(V1-V2) 970 / 1966 1DH V29' V6+(V5-V6) X 2046 / 2206 5DH V93' V4+(V3-V4) X 860 / 1772 9DH V157' V3+(V2-V3) X 744 / 1710 DDH V221' V2+(V1-V2) 1012 / 1966 1EH V30' V6+(V5-V6) X 2100 / 2206 5EH V94' V4+(V3-V4) X 888 / 1772 9EH V158' V3+(V2-V3) X 770 / 1710 DEH V222' V2+(V1-V2) 1054 / 1966 1FH V31' V6+(V5-V6) X 2154 / 2206 5FH V95' V4+(V3-V4) X 914 / 1772 9FH V159' V3+(V2-V3) X 796 / 1710 DFH V223' V2+(V1-V2) 1096 / 1966 20H V32' V5 60H V96' V4+(V3-V4) X 940 / 1772 A0H V160' V3+(V2-V3) X 822 / 1710 E0H V224' V2+(V1-V2) 1140 / 1966 21H V33' V5+(V4-V5) X 52 / 1304 61H V97' V4+(V3-V4) X 966 / 1772 A1H V161' V3+(V2-V3) X 848 / 1710 E1H V225' V2+(V1-V2) 1184 / 1966 22H V34' V5+(V4-V5) X 102 / 1304 62H V98' V4+(V3-V4) X 992 / 1772 A2H V162' V3+(V2-V3) X 874 / 1710 E2H V226' V2+(V1-V2) 1228 / 1966 23H V35' V5+(V4-V5) X 152 / 1304 63H V99' V4+(V3-V4) X 1018 / 1772 A3H V163' V3+(V2-V3) X 900 / 1710 E3H V227' V2+(V1-V2) 1274 / 1966 24H V36' V5+(V4-V5) X 200 / 1304 64H V100' V4+(V3-V4) X 1044 / 1772 A4H V164' V3+(V2-V3) X 926 / 1710 E4H V228' V2+(V1-V2) 1320 / 1966 25H V37' V5+(V4-V5) X 248 / 1304 65H V101' V4+(V3-V4) X 1070 / 1772 A5H V165' V3+(V2-V3) X 952 / 1710 E5H V229' V2+(V1-V2) 1368 / 1966 26H V38' V5+(V4-V5) X 294 / 1304 66H V102' V4+(V3-V4) X 1096 / 1772 A6H V166' V3+(V2-V3) X 978 / 1710 E6H V230' V2+(V1-V2) 1416 / 1966 27H V39' V5+(V4-V5) X 340 / 1304 67H V103' V4+(V3-V4) X 1122 / 1772 A7H V167' V3+(V2-V3) X 1004 / 1710 E7H V231' V2+(V1-V2) 1466 / 1966 28H V40' V5+(V4-V5) X 386 / 1304 68H V104' V4+(V3-V4) X 1148 / 1772 A8H V168' V3+(V2-V3) X 1030 / 1710 E8H V232' V2+(V1-V2) 1516 / 1966 29H V41' V5+(V4-V5) X 430 / 1304 69H V105' V4+(V3-V4) X 1174 / 1772 A9H V169' V3+(V2-V3) X 1056 / 1710 E9H V233' V2+(V1-V2) 1568 / 1966 2AH V42' V5+(V4-V5) X 474 / 1304 6AH V106' V4+(V3-V4) X 1200 / 1772 AAH V170' V3+(V2-V3) X 1082 / 1710 EAH V234' V2+(V1-V2) 1620 / 1966 2BH V43' V5+(V4-V5) X 518 / 1304 6BH V107' V4+(V3-V4) X 1226 / 1772 ABH V171' V3+(V2-V3) X 1108 / 1710 EBH V235' V2+(V1-V2) 1674 / 1966 2CH V44' V5+(V4-V5) X 560 / 1304 6CH V108' V4+(V3-V4) X 1252 / 1772 ACH V172' V3+(V2-V3) X 1136 / 1710 ECH V236' V2+(V1-V2) 1730 / 1966 2DH V45' V5+(V4-V5) X 602 / 1304 6DH V109' V4+(V3-V4) X 1278 / 1772 ADH V173' V3+(V2-V3) X 1164 / 1710 EDH V237' V2+(V1-V2) 1786 / 1966 2EH V46' V5+(V4-V5) X 644 / 1304 6EH V110' V4+(V3-V4) X 1304 / 1772 AEH V174' V3+(V2-V3) X 1192 / 1710 EEH V238' V2+(V1-V2) 1844 / 1966 2FH V47' V5+(V4-V5) X 684 / 1304 6FH V111' V4+(V3-V4) X 1330 / 1772 AFH V175' V3+(V2-V3) X 1220 / 1710 EFH V239' V2+(V1-V2) 1904 / 1966 30H V48' V5+(V4-V5) X 724 / 1304 70H V112' V4+(V3-V4) X 1356 / 1772 B0H V176' V3+(V2-V3) X 1248 / 1710 F0H V240' V1 31H V49' V5+(V4-V5) X 764 / 1304 71H V113' V4+(V3-V4) X 1382 / 1772 B1H V177' V3+(V2-V3) X 1276 / 1710 F1H V241' V1+(V0-V1) 64 / 1322 32H V50' V5+(V4-V5) X 804 / 1304 72H V114' V4+(V3-V4) X 1408 / 1772 B2H V178' V3+(V2-V3) X 1304 / 1710 F2H V242' V1+(V0-V1) 130 / 1322 33H V51' V5+(V4-V5) X 842 / 1304 73H V115' V4+(V3-V4) X 1434 / 1772 B3H V179' V3+(V2-V3) X 1332 / 1710 F3H V243' V1+(V0-V1) 198 / 1322 34H V52' V5+(V4-V5) X 880 / 1304 74H V116' V4+(V3-V4) X 1460 / 1772 B4H V180' V3+(V2-V3) X 1360 / 1710 F4H V244' V1+(V0-V1) 268 / 1322 35H V53' V5+(V4-V5) X 918 / 1304 75H V117' V4+(V3-V4) X 1486 / 1772 B5H V181' V3+(V2-V3) X 1388 / 1710 F5H V245' V1+(V0-V1) 340 / 1322 36H V54' V5+(V4-V5) X 956 / 1304 76H V118' V4+(V3-V4) X 1512 / 1772 B6H V182' V3+(V2-V3) X 1416 / 1710 F6H V246' V1+(V0-V1) 416 / 1322 37H V55' V5+(V4-V5) X 992 / 1304 77H V119' V4+(V3-V4) X 1538 / 1772 B7H V183' V3+(V2-V3) X 1444 / 1710 F7H V247' V1+(V0-V1) 496 / 1322 38H V56' V5+(V4-V5) X 1028 / 1304 78H V120' V4+(V3-V4) X 1564 / 1772 B8H V184' V3+(V2-V3) X 1472 / 1710 F8H V248' V1+(V0-V1) 578 / 1322 39H V57' V5+(V4-V5) X 1064 / 1304 79H V121' V4+(V3-V4) X 1590 / 1772 B9H V185' V3+(V2-V3) X 1500 / 1710 F9H V249' V1+(V0-V1) 664 / 1322 3AH V58' V5+(V4-V5) X 1100 / 1304 7AH V122' V4+(V3-V4) X 1616 / 1772 BAH V186' V3+(V2-V3) X 1530 / 1710 FAH V250' V1+(V0-V1) 756 / 1322 3BH V59' V5+(V4-V5) X 1134 / 1304 7BH V123' V4+(V3-V4) X 1642 / 1772 BBH V187' V3+(V2-V3) X 1560 / 1710 FBH V251' V1+(V0-V1) 854 / 1322 3CH V60' V5+(V4-V5) X 1168 / 1304 7CH V124' V4+(V3-V4) X 1668 / 1772 BCH V188' V3+(V2-V3) X 1590 / 1710 FCH V252' V1+(V0-V1) 958 / 1322 3DH V61' V5+(V4-V5) X 1202 / 1304 7DH V125' V4+(V3-V4) X 1694 / 1772 BDH V189' V3+(V2-V3) X 1620 / 1710 FDH V253' V1+(V0-V1) 1070 / 1322 3EH V62' V5+(V4-V5) X 1236 / 1304 7EH V126' V4+(V3-V4) X 1720 / 1772 BEH V190' V3+(V2-V3) X 1650 / 1710 FEH V254' V1+(V0-V1) 1190 / 1322 3FH V63' V5+(V4-V5) X 1270 / 1304 7FH V127' V4+(V3-V4) X 1746 / 1772 BFH V191' V3+(V2-V3) X 1680 / 1710 FFH V255' V0 Output voltage1 Output volta ge1 Output volta ge1 Output volta ge1

Data Sheet S15859EJ1V0DS 9 µµµµPD160040 Figure 5−−−−3. Relationship between Input Data and Output Voltage (POL21, POL22 = L) (2/2) (Output voltage 2) 0.5 VDD2 – 0.5 V ≥≥≥≥ V8 > V9 > V10 > V11 > V12 > V13 > V14 > V15 ≥≥≥≥ VSS2 + 0.2 V Data Data Data Data 00H V0" V8 40H V64" V12 80H V128" V12 C0H V192" V13 01H V1" V9 41H V65" V12+(V13-V12) X 1740 / 1772 81H V129" V13+(V12-V13) X 1684 / 1710 C1H V193" V14+(V13-V14) X 1936 / 1966 02H V2" V10+(V9-V10) X 2120 / 2206 42H V66" V12+(V13-V12) X 1708 / 1772 82H V130" V13+(V12-V13) X 1660 / 1710 C2H V194" V14+(V13-V14) X 1906 / 1966 03H V3" V10+(V9-V10) X 2034 / 2206 43H V67" V12+(V13-V12) X 1676 / 1772 83H V131" V13+(V12-V13) X 1634 / 1710 C3H V195" V14+(V13-V14) X 1876 / 1966 04H V4" V10+(V9-V10) X 1948 / 2206 44H V68" V12+(V13-V12) X 1644 / 1772 84H V132" V13+(V12-V13) X 1610 / 1710 C4H V196" V14+(V13-V14) X 1844 / 1966 05H V5" V10+(V9-V10) X 1862 / 2206 45H V69" V12+(V13-V12) X 1612 / 1772 85H V133" V13+(V12-V13) X 1586 / 1710 C5H V197" V14+(V13-V14) X 1812 / 1966 06H V6" V10+(V9-V10) X 1776 / 2206 46H V70" V12+(V13-V12) X 1580 / 1772 86H V134" V13+(V12-V13) X 1562 / 1710 C6H V198" V14+(V13-V14) X 1780 / 1966 07H V7" V10+(V9-V10) X 1692 / 2206 47H V71" V12+(V13-V12) X 1548 / 1772 87H V135" V13+(V12-V13) X 1538 / 1710 C7H V199" V14+(V13-V14) X 1748 / 1966 08H V8" V10+(V9-V10) X 1608 / 2206 48H V72" V12+(V13-V12) X 1518 / 1772 88H V136" V13+(V12-V13) X 1512 / 1710 C8H V200" V14+(V13-V14) X 1716 / 1966 09H V9" V10+(V9-V10) X 1526 / 2206 49H V73" V12+(V13-V12) X 1488 / 1772 89H V137" V13+(V12-V13) X 1486 / 1710 C9H V201" V14+(V13-V14) X 1684 / 1966 0AH V10" V10+(V9-V10) X 1444 / 2206 4AH V74" V12+(V13-V12) X 1458 / 1772 8AH V138" V13+(V12-V13) X 1460 / 1710 CAH V202" V14+(V13-V14) X 1652 / 1966 0BH V11" V10+(V9-V10) X 1364 / 2206 4BH V75" V12+(V13-V12) X 1428 / 1772 8BH V139" V13+(V12-V13) X 1434 / 1710 CBH V203" V14+(V13-V14) X 1618 / 1966 0CH V12" V10+(V9-V10) X 1286 / 2206 4CH V76" V12+(V13-V12) X 1398 / 1772 8CH V140" V13+(V12-V13) X 1408 / 1710 CCH V204" V14+(V13-V14) X 1584 / 1966 0DH V13" V10+(V9-V10) X 1208 / 2206 4DH V77" V12+(V13-V12) X 1368 / 1772 8DH V141" V13+(V12-V13) X 1382 / 1710 CDH V205" V14+(V13-V14) X 1550 / 1966 0EH V14" V10+(V9-V10) X 1132 / 2206 4EH V78" V12+(V13-V12) X 1338 / 1772 8EH V142" V13+(V12-V13) X 1356 / 1710 CEH V206" V14+(V13-V14) X 1516 / 1966 0FH V15" V10+(V9-V10) X 1058 / 2206 4FH V79" V12+(V13-V12) X 1308 / 1772 8FH V143" V13+(V12-V13) X 1330 / 1710 CFH V207" V14+(V13-V14) X 1482 / 1966 10H V16" V10+(V9-V10) X 984 / 2206 50H V80" V12+(V13-V12) X 1278 / 1772 90H V144" V13+(V12-V13) X 1304 / 1710 D0H V208" V14+(V13-V14) X 1448 / 1966 11H V17" V10+(V9-V10) X 912 / 2206 51H V81" V12+(V13-V12) X 1248 / 1772 91H V145" V13+(V12-V13) X 1278 / 1710 D1H V209" V14+(V13-V14) X 1412 / 1966 12H V18" V10+(V9-V10) X 842 / 2206 52H V82" V12+(V13-V12) X 1220 / 1772 92H V146" V13+(V12-V13) X 1252 / 1710 D2H V210" V14+(V13-V14) X 1376 / 1966 13H V19" V10+(V9-V10) X 774 / 2206 53H V83" V12+(V13-V12) X 1192 / 1772 93H V147" V13+(V12-V13) X 1226 / 1710 D3H V211" V14+(V13-V14) X 1340 / 1966 14H V20" V10+(V9-V10) X 706 / 2206 54H V84" V12+(V13-V12) X 1164 / 1772 94H V148" V13+(V12-V13) X 1200 / 1710 D4H V212" V14+(V13-V14) X 1304 / 1966 15H V21" V10+(V9-V10) X 640 / 2206 55H V85" V12+(V13-V12) X 1136 / 1772 95H V149" V13+(V12-V13) X 1174 / 1710 D5H V213" V14+(V13-V14) X 1268 / 1966 16H V22" V10+(V9-V10) X 576 / 2206 56H V86" V12+(V13-V12) X 1108 / 1772 96H V150" V13+(V12-V13) X 1148 / 1710 D6H V214" V14+(V13-V14) X 1230 / 1966 17H V23" V10+(V9-V10) X 512 / 2206 57H V87" V12+(V13-V12) X 1080 / 1772 97H V151" V13+(V12-V13) X 1122 / 1710 D7H V215" V14+(V13-V14) X 1192 / 1966 18H V24" V10+(V9-V10) X 450 / 2206 58H V88" V12+(V13-V12) X 1052 / 1772 98H V152" V13+(V12-V13) X 1096 / 1710 D8H V216" V14+(V13-V14) X 1154 / 1966 19H V25" V10+(V9-V10) X 390 / 2206 59H V89" V12+(V13-V12) X 1024 / 1772 99H V153" V13+(V12-V13) X 1070 / 1710 D9H V217" V14+(V13-V14) X 1116 / 1966 1AH V26" V10+(V9-V10) X 330 / 2206 5AH V90" V12+(V13-V12) X 996 / 1772 9AH V154" V13+(V12-V13) X 1044 / 1710 DAH V218" V14+(V13-V14) X 1076 / 1966 1BH V27" V10+(V9-V10) X 272 / 2206 5BH V91" V12+(V13-V12) X 968 / 1772 9BH V155" V13+(V12-V13) X 1018 / 1710 DBH V219" V14+(V13-V14) X 1036 / 1966 1CH V28" V10+(V9-V10) X 216 / 2206 5CH V92" V12+(V13-V12) X 940 / 1772 9CH V156" V13+(V12-V13) X 992 / 1710 DCH V220" V14+(V13-V14) X 996 / 1966 1DH V29" V10+(V9-V10) X 160 / 2206 5DH V93" V12+(V13-V12) X 912 / 1772 9DH V157" V13+(V12-V13) X 966 / 1710 DDH V221" V14+(V13-V14) X 954 / 1966 1EH V30" V10+(V9-V10) X 106 / 2206 5EH V94" V12+(V13-V12) X 884 / 1772 9EH V158" V13+(V12-V13) X 940 / 1710 DEH V222" V14+(V13-V14) X 912 / 1966 1FH V31" V10+(V9-V10) X 52 / 2206 5FH V95" V12+(V13-V12) X 858 / 1772 9FH V159" V13+(V12-V13) X 914 / 1710 DFH V223" V14+(V13-V14) X 870 / 1966 20H V32" V10 60H V96" V12+(V13-V12) X 832 / 1772 A0H V160" V13+(V12-V13) X 888 / 1710 E0H V224" V14+(V13-V14) X 826 / 1966 21H V33" V11+(V10-V11) X 1252 / 1304 61H V97" V12+(V13-V12) X 806 / 1772 A1H V161" V13+(V12-V13) X 862 / 1710 E1H V225" V14+(V13-V14) X 782 / 1966 22H V34" V11+(V10-V11) X 1202 / 1304 62H V98" V12+(V13-V12) X 780 / 1772 A2H V162" V13+(V12-V13) X 836 / 1710 E2H V226" V14+(V13-V14) X 738 / 1966 23H V35" V11+(V10-V11) X 1152 / 1304 63H V99" V12+(V13-V12) X 754 / 1772 A3H V163" V13+(V12-V13) X 810 / 1710 E3H V227" V14+(V13-V14) X 692 / 1966 24H V36" V11+(V10-V11) X 1104 / 1304 64H V100" V12+(V13-V12) X 728 / 1772 A4H V164" V13+(V12-V13) X 784 / 1710 E4H V228" V14+(V13-V14) X 646 / 1966 25H V37" V11+(V10-V11) X 1056 / 1304 65H V101" V12+(V13-V12) X 702 / 1772 A5H V165" V13+(V12-V13) X 758 / 1710 E5H V229" V14+(V13-V14) X 598 / 1966 26H V38" V11+(V10-V11) X 1010 / 1304 66H V102" V12+(V13-V12) X 676 / 1772 A6H V166" V13+(V12-V13) X 732 / 1710 E6H V230" V14+(V13-V14) X 550 / 1966 27H V39" V11+(V10-V11) X 964 / 1304 67H V103" V12+(V13-V12) X 650 / 1772 A7H V167" V13+(V12-V13) X 706 / 1710 E7H V231" V14+(V13-V14) X 500 / 1966 28H V40" V11+(V10-V11) X 918 / 1304 68H V104" V12+(V13-V12) X 624 / 1772 A8H V168" V13+(V12-V13) X 680 / 1710 E8H V232" V14+(V13-V14) X 450 / 1966 29H V41" V11+(V10-V11) X 874 / 1304 69H V105" V12+(V13-V12) X 598 / 1772 A9H V169" V13+(V12-V13) X 654 / 1710 E9H V233" V14+(V13-V14) X 398 / 1966 2AH V42" V11+(V10-V11) X 830 / 1304 6AH V106" V12+(V13-V12) X 572 / 1772 AAH V170" V13+(V12-V13) X 628 / 1710 EAH V234" V14+(V13-V14) X 346 / 1966 2BH V43" V11+(V10-V11) X 786 / 1304 6BH V107" V12+(V13-V12) X 546 / 1772 ABH V171" V13+(V12-V13) X 602 / 1710 EBH V235" V14+(V13-V14) X 292 / 1966 2CH V44" V11+(V10-V11) X 744 / 1304 6CH V108" V12+(V13-V12) X 520 / 1772 ACH V172" V13+(V12-V13) X 574 / 1710 ECH V236" V14+(V13-V14) X 236 / 1966 2DH V45" V11+(V10-V11) X 702 / 1304 6DH V109" V12+(V13-V12) X 494 / 1772 ADH V173" V13+(V12-V13) X 546 / 1710 EDH V237" V14+(V13-V14) X 180 / 1966 2EH V46" V11+(V10-V11) X 660 / 1304 6EH V110" V12+(V13-V12) X 468 / 1772 AEH V174" V13+(V12-V13) X 518 / 1710 EEH V238" V14+(V13-V14) X 122 / 1966 2FH V47" V11+(V10-V11) X 620 / 1304 6FH V111" V12+(V13-V12) X 442 / 1772 AFH V175" V13+(V12-V13) X 490 / 1710 EFH V239" V14+(V13-V14) X 62 / 1966 30H V48" V11+(V10-V11) X 580 / 1304 70H V112" V12+(V13-V12) X 416 / 1772 B0H V176" V13+(V12-V13) X 462 / 1710 F0H V240" V14 31H V49" V11+(V10-V11) X 540 / 1304 71H V113" V12+(V13-V12) X 390 / 1772 B1H V177" V13+(V12-V13) X 434 / 1710 F1H V241" V15+(V14-V15) X 1258 / 1322 32H V50" V11+(V10-V11) X 500 / 1304 72H V114" V12+(V13-V12) X 364 / 1772 B2H V178" V13+(V12-V13) X 406 / 1710 F2H V242" V15+(V14-V15) X 1192 / 1322 33H V51" V11+(V10-V11) X 462 / 1304 73H V115" V12+(V13-V12) X 338 / 1772 B3H V179" V13+(V12-V13) X 378 / 1710 F3H V243" V15+(V14-V15) X 1124 / 1322 34H V52" V11+(V10-V11) X 424 / 1304 74H V116" V12+(V13-V12) X 312 / 1772 B4H V180" V13+(V12-V13) X 350 / 1710 F4H V244" V15+(V14-V15) X 1054 / 1322 35H V53" V11+(V10-V11) X 386 / 1304 75H V117" V12+(V13-V12) X 286 / 1772 B5H V181" V13+(V12-V13) X 322 / 1710 F5H V245" V15+(V14-V15) X 982 / 1322 36H V54" V11+(V10-V11) X 348 / 1304 76H V118" V12+(V13-V12) X 260 / 1772 B6H V182" V13+(V12-V13) X 294 / 1710 F6H V246" V15+(V14-V15) X 906 / 1322 37H V55" V11+(V10-V11) X 312 / 1304 77H V119" V12+(V13-V12) X 234 / 1772 B7H V183" V13+(V12-V13) X 266 / 1710 F7H V247" V15+(V14-V15) X 826 / 1322 38H V56" V11+(V10-V11) X 276 / 1304 78H V120" V12+(V13-V12) X 208 / 1772 B8H V184" V13+(V12-V13) X 238 / 1710 F8H V248" V15+(V14-V15) X 744 / 1322 39H V57" V11+(V10-V11) X 240 / 1304 79H V121" V12+(V13-V12) X 182 / 1772 B9H V185" V13+(V12-V13) X 210 / 1710 F9H V249" V15+(V14-V15) X 658 / 1322 3AH V58" V11+(V10-V11) X 204 / 1304 7AH V122" V12+(V13-V12) X 156 / 1772 BAH V186" V13+(V12-V13) X 180 / 1710 FAH V250" V15+(V14-V15) X 566 / 1322 3BH V59" V11+(V10-V11) X 170 / 1304 7BH V123" V12+(V13-V12) X 130 / 1772 BBH V187" V13+(V12-V13) X 150 / 1710 FBH V251" V15+(V14-V15) X 468 / 1322 3CH V60" V11+(V10-V11) X 136 / 1304 7CH V124" V12+(V13-V12) X 104 / 1772 BCH V188" V13+(V12-V13) X 120 / 1710 FCH V252" V15+(V14-V15) X 364 / 1322 3DH V61" V11+(V10-V11) X 102 / 1304 7DH V125" V12+(V13-V12) X 78 / 1772 BDH V189" V13+(V12-V13) X 90 / 1710 FDH V253" V15+(V14-V15) X 252 / 1322 3EH V62" V11+(V10-V11) X 68 / 1304 7EH V126" V12+(V13-V12) X 52 / 1772 BEH V190" V13+(V12-V13) X 60 / 1710 FEH V254" V15+(V14-V15) X 132 / 1322 3FH V63" V11+(V10-V11) X 34 / 1304 7FH V127" V12+(V13-V12) X 26 / 1772 BFH V191" V13+(V12-V13) X 30 / 1710 FFH V255" V15 Output voltage2 Output voltage2 Output voltage2 Output voltage2

Data Sheet S15859EJ1V0DS10 µµµµPD160040 6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN Data format: 8 bits x 2 RGBs (6 dots) Input width: 48 bits (2-pixel data) (1) R,/L = H (right shift) Output S 1 S2 S3 S4 … S383 S384 Data D 00 to D07 D10 to D17 D20 to D27 D30 to D37 … D40 to D47 D50 to D57 (2) R,/L = L (left shift) Output S 1 S2 S3 S4 … S383 S384 Data D 00 to D07 D10 to D17 D20 to D27 D30 to D37 … D40 to D47 D50 to D57 POL S2n–1 Note S2n Note LV 0-V7 V8-V15 HV 8-V15 V0-V7 Note S2n–1 (odd output), S2n (even output), n = 1, 2, ..., 192.

Data Sheet S15859EJ1V0DS 11 µµµµPD160040 7. RELATIONSHIP BETWEEN MODE, STB, SRC, ORC, POL, AND OUTPUT WAVEFORM When MODE = H or open and STB = H, all outputs are reset (short) and the gray-scale voltage is output to LCD in synchronization with the falling edge of STB. When MODE = L and STB = H, all outputs became Hi-Z and the gray-scale voltage is output to the LCD in synchronization with the falling edge of STB. Also, setting the SRC pin to H level allows the bias current value of the output amplifier to rise temporarily, and setting the ORC pin to H level allows the output resistance value of the amplifier to lower temporarily. For the timing and the processing of STB, SRC, or ORC during a high-level period, We recommend a thorough evaluation of the LCD panel specifications in advance. (1) MODE = H or open STB POL S2n–1 S2n Hi-ZHi-ZHi-Z SRC ORC Low through rate period High output resistance period Voltage selected form V0 to V7 Voltage selected form V0 to V7 Voltage selected form V8 to V15 Voltage selected form V0 to V7 Voltage selected form V8 to V15 High through rate period Voltage selected form V8 to V15 Low output resistance period

Data Sheet S15859EJ1V0DS12 µµµµPD160040 (2) MODE = L STB POL S2n–1 S2n Hi-ZHi-ZHi-Z SRC ORC Low through rate period High through rate period High output resistance period Low output resistance period Voltage selected form V0 to V7 Voltage selected form V8 to V15 Voltage selected form V0 to V7 Voltage selected form V8 to V15 Voltage selected form V0 to V7 Voltage selected form V8 to V15

Data Sheet S15859EJ1V0DS 13 µµµµPD160040 8. ELECTRICAL SPECIFICATIONS Parameter Symbol Ratings Unit Logic part supply voltage V DD1 –0.5 to +4.0 V Driver part supply voltage V DD2 –0.5 to +17.0 V Logic part input voltage V I1 –0.5 to VDD1 + 0.5 V Driver part input voltage V I2 –0.5 to VDD2 + 0.5 V Logic part output voltage V O1 –0.5 to VDD1 + 0.5 V Driver part output voltage V O2 –0.5 to VDD2 + 0.5 V Operating ambient temperature T A –10 to +75 °C Storage temperature T stg –55 to +125 °C Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. Recommended Operating Range (T A = –10 to +75°C, VSS1 = VSS2 = 0 V) Parameter Symbol Condition MIN. TYP. MAX. Unit Logic part supply voltage V DD1 2.5 3.6 V VSEL = H 12.5 13.0 (14.0) VDriver part supply voltage V DD2 VSEL = L or open (14.0) 15.0 15.5 High-level input voltage V IH 0.7 VDD1 VDD1 V Low-level input voltage V IL 00 . 3 V DD1 V γ -corrected voltage V 0-V7 0.5 VDD2 + 0.5 V DD2 − 0.2 V V8-V15 0.2 0.5 V DD2 − 0.5 V Driver part output voltage V O 0.2 V DD2 − 0.2 V Clock frequency f CLK 3.0 V ≤ VDD1 ≤ 3.6 V 55 MHz 2.5 V ≤ VDD1 < 3.0 V 40 MHz Remark The value enclosed in parentheses is a reference value.

Data Sheet S15859EJ1V0DS14 µµµµPD160040 Parameter Symbol Condition MIN. TYP. MAX. Unit Input leakage current I IL ±1.0 µA High-level output voltage V OH STHR (STHL), IOH = 0 mA V DD1 − 0.1 V Low-level output voltage V OL STHR (STHL), IOL = 0 mA 0.1 V Driver output current I VOH VX = 12.0 V, VOUT = 11.0 V Note1 −0.40 mA IVOL VX = 1.0 V, VOUT = 2.0 V Note1 0.65 mA Output voltage deviation ∆VO TA = 25°C, VSS2 + 1.0 V to VDD2 − 1.0 V ±10 ±20 mV ∆VP-P1 VOUT = 7.0 to 8.0 V Note1 ±5 ±10 mV ∆VP-P2 VOUT = 4.0 to 11.0 V Note1 ±7 ±15 mV Output swing voltage difference deviation ∆VP-P3 VDD1 = 3.3 V, VDD2 = 15.0 V, TA = 25°C VOUT = 1.0 to 14.0 V Note1 ±10 ±20 mV Logic part dynamic current consumption IDD1 VDD1 Notes2,3 1.3 12 mA Driver part dynamic current consumption IDD2 VDD2, with no load Notes3,4 12 30 mA Notes 1. VX refers to the output voltage of analog output pins S 1 to S384. V OUT refers to the voltage applied to analog output pins S 1 to S384 2. fSTB = 64 kHz, fCLK = 54 MHz 3. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern. 4. Refers to the current consumption per driver when cascades are connected under the assumption of SXGA single-sided mounting (10 units). Switching Characteristics (TA = −−−−10 to +75°°°°C, VDD1 = 2.5 to 3.6 V, VDD2 = 12.5 to 15.5 V, VSS1 = VSS2 = 0 V) Parameter Symbol Condition MIN. TYP. MAX. Unit CL = 15 pF, 3.0 V ≤ VDD ≤ 3.6 V 17 nsStart pulse delay time t PLH1 CL = 15 pF, 2.5 V ≤ VDD < 3.0 V 24 ns Driver output delay time tPLH2 Note CL = 100 pF, RL = 10 kΩ 5 µs tPLH3 Note 10 µs tPHL2 Note 5 µs tPHL3 Note 10 µs Input capacitance C I1 logic input, except STHR (STHL), TA = 25°C 51 0 p F CI2 STHR (STHL), TA = 25°C1 0 1 5 p F Note tPLH2, tPHL2 refer to the arrival time from falling edge of STB to target voltage ±10% tPLH3, tPHL3 refer to the arrival time from falling edge of STB to target voltage ±0.02 V (condition: VO = 3.0 V ↔ 12.0 V) <Test Condition> C L1 C L2 C L3 R L3R L2 R L5 R Ln = 2 kΩ C Ln = 20 pF C L4 R L4 C L5 R L1 Output Measurement point GND

Data Sheet S15859EJ1V0DS 15 µµµµPD160040 Timing Requirements (TA = −−−−10 to +75°C, VDD1 = 2.5 to 3.6 V, VSS1 = 0 V, tr = tf = 5.0 ns) Parameter Symbol Condition MIN. TYP. MAX. Unit Clock pulse width PW CLK 3.0 V ≤ VDD1 ≤ 3.6 V 18 ns 2.5 V ≤ VDD1 < 3.0 V 25 ns Clock pulse high period PW CLK (H) 3.0 V ≤ VDD1 ≤ 3.6 V 4 ns 2.5 V ≤ VDD1 < 3.0 V 6 ns Clock pulse low period PW CLK (L) 4n s Data setup time t SETUP1 0n s Data hold time t HOLD1 4n s Start pulse setup time t SETUP2 0n s Start pulse hold time t HOLD2 4n s POL21, POL22 setup time t SETUP3 0n s POL21, POL22 hold time t HOLD3 4n s STB pulse width PW STB 1.0 µs Last data timing t LDT 2C L K CLK-STB time t CLK-STB CLK ↑→ STB↑ 4n s STB-CLK time t STB-CLK STB ↑→ CLK↑ 4n s Time between STB and start pulse t STB-STH STB ↑→ STHR (STHL) ↑ 2C L K POL-STB time t POL-STB POL ↑ or ↓→ STB ↑ 4n s STB-POL time t STB-POL STB ↓→ POL ↓ or ↑ 4n s STB-SRC time t STB-SRC STB ↑ → SRC ↑ 0n s STB-ORC time t STB-ORC STB ↓→ ORC ↑ 0n s Remark Unless otherwise specified, the input level is defined to be V IH = 0.7 VDD1, VIL = 0.3 VDD1.

Data Sheet S15859EJ1V0DS16 µµµµPD160040 Switching Characteristic Waveform (1) R,/L= H, MODE = H or open Unless otherwise specified, V IH, VIL are defined to be V IH = 0.7 VDD1, VIL = 0.3 VDD1 (numbers clock and display data are example when in SXGA). PW CLK(L) CLK POL Sn (Vx) STB D n0 to D n7 STHR (1st Dr.) STHL (1st Dr.) PW CLK(H) tr tSETUP2 INVALID D 1 to D 6 tHOLD2 36 4 6 5 6 6 641 642 tf VDD1 VSS1 VDD1 VSS1 VDD1 VSS1 VDD1 VSS1 VDD1 VSS1 VDD1 VSS1 PW CLK tCLK-STB tSTB-CLK tSTB-STHtSETUP1 90 % 10 % tHOLD1 tPLH1 tPOL-STB tSTB-POL tPLH3 tPLH2 tPHL2 tPHL3 tLDT PW STB D 7 to D 12 D 1 to D 6 D 7 to D 12D 373 to D 378 D 385 to D 390 D 3835 to D 3840 INVALID INVALID VDD1 VSS1 INVALID POL21, POL22 D 379 to D 384 tHOLD3tSETUP3 SRC, ORC VDD1 VSS1 tSTB-SRC tSTB-ORC

Data Sheet S15859EJ1V0DS 17 µµµµPD160040 (2) R,/L= H, MODE = L Unless otherwise specified, VIH, VIL are defined to be VIH = 0.7 VDD1, VIL = 0.3 VDD1 (Numbers clock and display data are example when in SXGA). PW CLK(L) CLK POL STB D n0 to D n7 STHR (1st Dr.) STHL (1st Dr.) PW CLK(H) tr tSETUP2 INVALID D 1 to D 6 tHOLD2 36 4 6 5 6 6 641 642 tf VDD1 VSS1 VDD1 VSS1 VDD1 VSS1 VDD1 VSS1 VDD1 VSS1 VDD1 VSS1 PW CLK tCLK-STB tSTB-CLK tSTB-STHtSETUP1 90 % 10 % tHOLD1 tPLH1 tPOL-STB tSTB-POL tPLH3 tPLH2 tPHL2 tPHL3 Hi-Z tLDT PW STB D 7 to D 12 D 1 to D 6 D 7 to D 12D 373 to D 378 D 385 to D 390 D 3835 to D 3840 INVALID INVALID VDD1 VSS1 INVALID D 379 to D 384 tHOLD3tSETUP3 SRC, ORC VDD1 VSS1 tSTB-SRC tSTB-ORC Sn (Vx) POL21, POL22

Data Sheet S15859EJ1V0DS18 µµµµPD160040 9. RECOMMENDED MOUNTING CONDITIONS The following conditions must be met for mounting conditions of the µPD160040. For more details, refer to the Semiconductor Device Mounting Technology Manual (C10535E). Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions. µPD160040N-xxx: TCP (TAB Package) Mounting Condition Mounting Method Condition Thermocompression Soldering Heating tool 300 to 350 °C, heating for 2 to 3 sec, pressure 100g (per solder). ACF (Adhesive Conductive Film) Temporary bonding 70 to 100°C, pressure 3 to 8 kg/cm 2, time 3 to 5 sec. Real bonding 165 to 180°C, pressure 25 to 45 kg/cm2, time 30 to 40 sec. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.) Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

Data Sheet S15859EJ1V0DS 19 µµµµPD160040 NOTES FOR CMOS DEVICES

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V DD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

3 STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.