UPD12115 NEC | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 10

Technical content

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information. 2007 MOS INTEGRATED CIRCUIT μ PD12115 1.5 V/1.0 A GENERAL-PURPOSE CMOS REGULATOR DATA SHEET Document No. G18851EJ1V0DS00 (1st edition) Date Published July 2007 NS Printed in Japan

DESCRIPTION

μ PD12115 is a general-purpose CMOS regulator which has 1.5 V output voltage and 1.0 A output current capacity. This product is suitable for low power-supply-voltage LSI etc. By ON/OFF function, the power consumption can be kept low level at the time of off-state.

FEATURES

  • Output Current: 1.0 A
  • Output Voltage: 1.5 V (Fixed type)
  • Output Voltage Tolerance: VO ± 2.0% (TJ = 25°C)
  • Dropout Voltage: VDIF = 1.0 V MAX. (IO = 1.0 A)
  • Quiescent Current: 150 μ A TYP. (IO = 0 A)
  • Standby Current: 1 μ A
  • Available for laminated ceramic capacitor: (Electric capacity 10 μ F or higher)
  • On-chip over-current protection circuit
  • On-chip thermal shut down circuit

APPLICATIONS

This regulator is suitable for low power-supply-voltage LSI which is used in digital appliances etc. BLOCK DIAGRAM VIN GND ON/OFF ON/OFF VOUT Buffer Reference voltage Constant Current Error amp. Triming Thermal shut down Over-current protection PIN CONFIGURATION (Marking Side) 5-PIN TO-252 (5-PIN MP-3ZK) Note No.3 pin is cut and can not be connected to substrate. No.6 is Fin and common to GND pin. 1. INPUT 2. ON/OFF 3. GND Note 4. NC 5. OUTPUT 6. GND (Fin)

μ PD12115

ORDERING INFORMATION

μ PD12115T1F 5-PIN TO-252 (5-PIN MP-3ZK) 1.5 V Fixed 12115 Remark Since it is the tape-packaged product, “-E1” or “-E2” is added to the end of its product name. Part Number Package Package Type μ PD12115T1F-E1-AT Note 5-PIN TO-252 (5-PIN MP-3ZK)

  • 16 mm wide embossed taping
  • Pin 1 on draw-out side
  • 2,500 pcs/reel μ PD12115T1F-E2-AT Note 5-PIN TO-252 (5-PIN MP-3ZK)
  • 16 mm wide embossed taping
  • Pin 1 at take-up side
  • 2,500 pcs/reel Note Pb-free (This product does not contain Pb in the external electrode and other parts.) ABSOLUTE MAXIMUM RATINGS (TA = 25°C, unless otherwise specified) Parameter Symbol Rating Unit Input Voltage VIN −0.3 to +6.0 V ON/OFF Pin Voltage VON/OFF −0.3 to VIN V Internal Power Dissipation (TC = 25°C) Note PT W Operating Ambient Temperature TA −40 to +85 Operating Junction Temperature TJ −40 to +150 Storage Temperature Tstg −55 to +150 Thermal Resistance (junction to ambient) Rth(J-A) 125 °C/W Thermal Resistance (junction to case) Rth(J-C) 12.5 °C/W Note Internally limited. When the operating junction temperature rises above 150°C, the internal circuit shuts down the output voltage. Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. TYPICAL CONNECTION GND GND PD12115 μ OUTPUT OUTPUT INPUT ON/OFF INPUT CIN COUT

μ PD12115 CIN : 0.1 μ F or higher. Be sure to connect CIN to prevent parasitic oscillation. Set this value according to the length of the line between the regulator and the INPUT pin. Use of a film capacitor or other capacitor with first-rate voltage and temperature characteristics is recommended. If using a laminated ceramic capacitor, it is necessary to ensure that CIN is 0.1 μ F or higher for the voltage and temperature range to be used. COUT: 10 μ F or higher. Be sure to connect COUT to prevent oscillation and improve excessive load regulation. Place CIN and COUT as close as possible to the IC pins (within 1 to 2 cm). Also, in case of using a laminated ceramic capacitor, please note following items.

  • It is necessary to ensure that COUT is 10 μ F or higher for the voltage and temperature range to be used.
  • In case of using laminated ceramic capacitor, it is easy to become state of parasitic oscillation. Because ESR of laminated ceramic capacitor is very low. Therefore, the capacitor and load condition (output current) which fulfill the condition of the stable operation area of ESR shown below are recommended.
  • Stable Operation Area as below is regulated under condition of which this product is not on a substrate. Therefore impedance on substrate is not considered. : If the OUTPUT pin has a higher voltage than the INPUT pin, connect a diode. : If the OUTPUT pin has a lower voltage than the GND pin, connect a Schottky barrier diode. Caution Make sure that no external voltage is applied to the OUTPUT pin. μ PD12115 COUT ESR Stable Operation Area 0.1 0.01 0 200 400 600 800 1000 ESR (Ω) IO (mA) Unstable Operation Area Unstable Operation Area Stable Operation Area RECOMMENDED OPERATING CONDITIONS Parameter Symbol MIN. TYP. MAX. Unit Input Voltage VIN 2.5 5.5 V ON/OFF Pin Voltage VON/OFF VIN V Output Current IO 1.0 A Operating Ambient Temperature TA −40 + 85 Operating Junction Temperature TJ −40 + 125 Caution1. Turn on VIN and VON/OFF at the same time, or turn on VIN first and then VON/OFF. Turn off VIN and VON/OFF at the same time, or turn off VON/OFF first and then VIN. 2. If absolute maximum rating is not exceeded, you can used this product above the recommended operating range. However, since a margin with absolute maximum rating decreases, please use this product after sufficient evaluation.

μ PD12115

ELECTRICAL CHARACTERISTICS

(TJ = 25°C, VIN = VON/OFF = 2.5 V, IO = 0.5 A, CIN = 0.1 μ F, COUT = 10 μ F, unless otherwise specified) Parameter Symbol Conditions MIN. TYP. MAX. Unit VO1 1.47 1.5 1.53 V Output Voltage VO2 2.5 V ≤ VIN ≤ 5.5 V, 0 A ≤ IO ≤ 1.0 A (1.455) (1.545) V Line Regulation REGIN 2.5 V ≤ VIN ≤ 5.5 V mV Load Regulation REGL 0 A ≤ IO ≤ 1.0 A mV IBIAS1 IO = 0 A 150 300 μ A Quiescent Current IBIAS2 IO = 1.0 A (1600) (3000) μ A ΔIBIAS1 2.5 V ≤ VIN ≤ 5.5 V (10) (300) μ A Quiescent Current Change ΔIBIAS2 0 A ≤ IO ≤ 1.0 A (1450) (3000) μ A Output Noise Voltage Vn

10 Hz ≤ f ≤ 100 kHz

μ Vr.m.s. Ripple Rejection R • R f = 1 kHz, 2.5 V ≤ VIN ≤ 3.5 V dB Dropout Voltage VDIF IO = 1.0 A 0.6 1.0 V Short Circuit Current IOshort 0.7 A Peak Output Current IOpeak 1.0 A Temperature Coefficient of Output Voltage ΔVO/ΔT IO = 5 mA, 0°C ≤ TJ ≤ 125°C 0.02 mV/°C ON-state Voltage VON IO = 0 A 1.5 VIN V OFF-state Voltage VOFF IO = 0 A 0.5 V ON-state ON/OFF Pin Current ION IO = 0 A μ A Standby Current IBIAS(OFF) VON/OFF = 0 V μ A Remark Values in parentheses are product design values, and are thus provided as reference values.

μ PD12115 TYPICAL CHARACTERISTICS PD vs. TA Δ VO vs.TJ PD - Power Dissipation - W 85 100 150 1.0 With infinite heatsink Without heatsink TA - Operating Ambient Temperature - °C Δ VO - Output Voltage Temperature Change - mV VIN = VON/OFF = 2.5 V IO = 5 mA 10.0 5.0 -5.0 -10.0 -40 -15 10 35 60 85 110 125 TJ - Operating Junction Temperature - °C VO vs. VIN, IBIAS vs. VIN IOpeak vs. VDIF VO - Output Voltage - V 2.0 1.5 0.5 1.0 4000 3000 2000 1000 TJ = 25°C IBIAS VO IO = 0.9 A 0.9 A 0.5 A 0 A 0.5 A 0 A VIN - Input Voltage - V IBIAS - Quiescent Current - μ A IOpeak - Peak Output Current - A 0.5 1.0 1.5 2.0 2.5 1.0 2.0 3.0 4.0 5.0 TJ = 25°C VDIF - Dropout Voltage - V VDIF vs. IO R • R vs. f VDIF - Dropout Voltage - V 0.2 0.4 0.6 0.8 1.0 1.2 0.2 0.4 0.6 0.8 1.0 IO - Output Current - A R • R - Ripple Rejection - dB TJ = 25°C VIN = 2.5 to 3.5 V VON/OFF = 1.5 V CIN = 0.1 μ F COUT = 10 μ F IO = 0.5 A 5 mA f - Frequency - Hz 10 100 1 k 10 k 100 k

μ PD12115 VO vs. IO VO - Output Voltage - V TJ = 25°C VIN = VON/OFF = 2.5 V 2.0 1.5 1.0 0.5 IO - Output Current - A

μ PD12115 PACKAGE DRAWING (Unit: mm) 5-PIN TO-252 (MP-3ZK) E A D H e ITEM DIMENSIONS D E H A b e 6.10 4.4TYP(4.0MIN) 4.4TYP(4.3MIN) ±0.20 6.50±0.20 9.8TYP(10.3MAX) 0 to 0.25 2.30±0.10 0.60±0.10 0.50±0.10 0.50±0.10 1.52±0.12 5.0 (UNIT:mm) 0.508 1.14 1.0 0.80 L c 2006 b GAUGE PLANE SEATING PLANE NOTE 1. No Plating area L c P5T1F-114-1

μ PD12115 RECOMMENDED MOUNTING CONDITIONS The μPD12115 should be soldered and mounted under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative. For technical information, see the following website. Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html) μ PD12115T1F-AT Note: 5-PIN TO-252 (5-PIN MP-3ZK) Process Conditions Symbol Infrared reflow Package peak temperature: 260°C, Time: 60 seconds MAX. (at 220°C or higher), Count: Three times, Flux: Rosin flux with low chlorine (0.2 Wt% or below) recommended. IR60-00-3 Partial Heating Method Pin temperature: 350°C or below, Heat time: 3 seconds or less (per each side of the device). P350 Note Pb-free (This product does not contain Pb in the external electrode and other parts.) Caution Apply only one kind of soldering condition to a device, except for "partial heating method", or the device will be damaged by heat stress. REFERENCE DOCUMENTS USER’S MANUAL USAGE OF THREE TERMINAL REGULATORS Document No.G12702E INFORMATION VOLTAGE REGULATOR OF SMD Document No.G11872E SEMICONDUCTOR DEVICE MOUNT MANUAL http://www.necel.com/pkg/en/mount/index.html

μ PD12115 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN). HANDLING OF UNUSED INPUT PINS Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device. PRECAUTION AGAINST ESD A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices. STATUS BEFORE INITIALIZATION Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions. POWER ON/OFF SEQUENCE In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device. INPUT OF SIGNAL DURING POWER OFF STATE Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device. NOTES FOR CMOS DEVICES

μ PD12115 The information in this document is current as of July, 2007. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document. NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others. Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information. While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features. NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to NEC Electronics products developed based on a customer- designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application. The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application. (Note) M8E 02. 11-1 (1) (2) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries. "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above). Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots. Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support). Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc. "Standard": "Special": "Specific":