DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 8

Technical content

UNISONIC TECHNOLOGIES CO., LTD UPA2008 Preliminary CMOS IC www.unisonic.com.tw 1 of 8 Copyright © 2015 Unisonic Technologies Co., Ltd QW-R107-068.a 3W STEREO CLASS-D AUDIO POWER AMPLIFIER WITH DC VOLUME CONTROL  DESCRIPTION The UTC UPA2008 is a third generation 5-V class-D amplifier which provides precise DC volume control, lower supply current, lower noise floor, higher efficiency, smaller packaging, and fewer external components. Designed us ing a new filter-free class-D modulation technique, the UTC UPA2008 is capable of directly driving the speakers, without nee ding a low-pass output filter consisting of two inductors and three capacitors per channel. Eliminating this output filter saves approximately 30% in system cost and 75% in PCB area. The UTC UPA2008 improves the chip-level shutdown control, 1µA total supply current making the device ideal for battery-powered applications. It also protects the chip from being destroyed by over temperature and short current failure. To save battery power for more essential devices when battery voltage drops to low levels, undervoltage shutdown is designed in the UTC UPA2008. In applications, class-D amplifier for LCD projectors, LCD monitors, powered speakers, the UTC UPA2008 is also suitable for battery operated and space constrained systems.  FEATURES * 3W per channel into 3Ω speakers (THD+N=10%) -< 0.045% THD at 1.5W, 1kHz, 3Ω load * Filter free modulation scheme operates without a large and expensive LC output filter * DC volume control with 2dB steps from -38dB to 20dB * Extremely efficient third generation 5V Class-D technology -Low supply current, 7mA -Low shutdown control, 1µA -Low noise floor, -80dBV -Maximum efficiency into 3Ω, 78% -Maximum efficiency into 8Ω, 88% -PSRR, -70dB * Operating temperature range, -40°C~85°C

UPA2008 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD 2 of 8 www.unisonic.com.tw Q W - R 1 0 7 - 0 6 8 . a  ORDERING INFORMATION Ordering Number Package Packing UPA2008G-N24-R HTSSOP-24 Tape Reel  MARKING

UPA2008 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD 3 of 8 www.unisonic.com.tw Q W - R 1 0 7 - 0 6 8 . a  PIN CONFIGURATION LINP SHUTDOWN PVDDL LINN 1 LOUTP PGNDL PGNDL LOUTN PVDDL COSC ROSC AGND RINN RINP BYPASS PVDDR ROUTP PGNDR PGNDR ROUTN PVDDR NC VOLUME VDD  PIN DESCRIPTION PIN NO. PIN NAME DESCRIPTION

1 LINN Negative differential audio input for left channel

2 LINP Positive differential audio input for left channel

3 SHUTDOWN Places the amplifer in shutdown mode if a TTL logic low is placed on this terminal;

normal operation if a TTL logic high is placed on this terminal. 4, 9 PV DDL Power supply for left channel H-bridge

5 LOUTP Positive audio output for left channel

6, 7 PGNDL Power ground for left channel H-bridge

8 LOUTN Negative audio output for left channel

10 COSC A capacitor connected to this terminal sets the oscillation frequency in conjunction with

ROSC. For proper operation, connect a 220pF capacitor from COSC to ground.

11 ROSC A resistor connected to the ROSC terminal sets the oscillation frequency in conjunction

with COSC. For proper operation, connect a 120k Ω resistor from ROSC to ground.

12 AGND Analog ground

13 V DD Analog power supply

14 VOLUME DC volume control for setting the gain on the internal amplifiers. The dc voltage range is 0 to VDD

15 NC No connection

16, 21 PV DDR Power supply for right channel H-bridge

17 ROUTN Negative output for right channel

18, 19 PGNDR Power ground for right channel H-bridge

20 ROUTP Positive output for right channel

22 BYPASS Tap to voltage divider for internal mid-supply bias generator used for internal analog

reference.

23 RINP Negative differential audio input for right channel

24 RINN Positive differential audio input for right channel

Thermal Pad Connect to analog ground and the power grounds must be soldered down in all applications to properly secure device on the PCB.

UPA2008 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD 4 of 8 www.unisonic.com.tw Q W - R 1 0 7 - 0 6 8 . a  BLOCK DIAGRAM

UPA2008 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD 5 of 8 www.unisonic.com.tw Q W - R 1 0 7 - 0 6 8 . a  ABSOLUTE MAXIMUM RATING over operating free-air temperature range unless otherwise noted PARAMETER SYMBOL RATINGS UNIT Supply Voltage Range V DD ,PVDD -0.3~ 6 V Input Voltage Range VI (RINN, RINP, LINN, LINP, VOLUME) 0~VDD V Storage Temperature Range T STG -65~85 °C Lead Temperature 1,6mm (1/16 inch) from Case for 10 Seconds 260 °C Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.  RECOMMENDED OPERATING CONDITIONS PARAMETER SYMBOL MIN TYP MAX UNIT Supply Voltage V DD 4.5 5.5 V Volume Terminal Voltage 0 V DD V High-Level Input Voltage SHUTDOWN VIH 2 V Low-Level Input Voltage SHUTDOWN VIL 0.8 V PWM Frequency 200 300 kHz Operating Free-Air Temperature T A -40 85 °C Operating Junction Temperature T J 125 °C  ELECTRICAL CHARACTERISTICS (TA=25°C, VDD=PVDD=5V, unless otherwise noted) PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Output Offset Voltage (Measured Differentially) |VOS| V I=0V, AV=20dB, RL=8Ω 5 25 mV Power Supply Rejection Ratio PSRR V DD=PVDD=4.5V~5.5V -70 dB High-Level Input Current |I IH| V DD=PVDD=5.5V, VI=VDD=PVDD 1 µA Low-Level Input Current |I IL| V DD=PVDD=5.5V, VI=0V 1 µA Supply Current I DD No Filter (No Load) 7 15 mA RMS Supply Current at Max Power I DD(max) RL=3Ω , PO=2.5W/channel (Stereo) 1.8 A Supply Current in Shutdown Mode I DD(SD) SHUTDOWN =0V 0.05 1 μA Drain-Source On-State Resistance R ds(on) VDD=5V, IO= 500mA, TJ= 25°C High Side 450 600 m Ω Low Side 450 600 m Ω  OPERATING CHARACTERISTICS (TA=25°C, VDD=PVDD=5V, RL=3Ω , Gain=0dB (unless otherwise noted) PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Output Power P O f=1kHz, RL=3Ω , Stereo operation THD+N=1% 2.5 W THD+N=10% 3 W Total Harmonic Distortion Plus Noise THD+N PO=2.2W, f=20Hz~20kHz <0.3 % PO=1.5W, f=1kHz 0.045 % Maximum Output Power Bandwidth BOM THD=5% 20 kHz Signal-to-Noise Ratio SNR Maximum Output at THD+N<0.5% 96 dB Thermal Trip Point 150 °C Thermal Hysteresis 20 °C Integrated Noise Floor V N 20Hz~20kHz, Inputs ac Grounded Volume=0dB 42 µV rms Volume=20dB 85 µV rms

UPA2008 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD 6 of 8 www.unisonic.com.tw Q W - R 1 0 7 - 0 6 8 . a  TYPICAL DC VOLUME CONTROL VOLTAGE ON VOLUME PIN (V) (INCREASING OR FIXED GAIN) VOLTAGE ON VOLUME PIN (V) (DECREASING GAIN) TYPICAL GAIN OF AMPLIFIER (dB) (Note 1) 3.70-VDD V DD-3.65 20 (Note 2) Notes: 1. The typical part-to-part gain variation can be as large as ±2dB (one gain step) 2. Tested in production

UPA2008 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD 7 of 8 www.unisonic.com.tw Q W - R 1 0 7 - 0 6 8 . a  TYPICAL APPLICATION CIRCUIT

UPA2008 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD 8 of 8 www.unisonic.com.tw Q W - R 1 0 7 - 0 6 8 . a  TYPICAL APPLICATION CIRCUIT (Cont.) UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.