TS33002 ETC2 | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 12
Technical content
- 1 - TS33001/2 Version 1.3 Specifications subject to change WWW.TRIUNESYSTEMS.COM Copyright © 2012, Triune Systems, LLC DESCRIPTION FEATURES TYPICAL APPLICATION TS33001/2 VOUT 10uF 0.47uH Fixed Output EN PGND VSWVCC FB GND VOUT Sense 22uF VCC EN PG PG 10 kohm (optional) VCC or VOUT nLPnLP TS33001/2 VOUT 10uF 0.47uH Adjustable Output EN PGND VSWVCC FB GND VOUT Sense 22uF VCC EN PG PG RTOP RBOT 10 kohm (optional) VCC or VOUT nLPnLP The TS 33001 (1A) and TS33002 (2A) are DC/DC synchronous switching regulators with fully integrated power switches, internal compensation, and full fault protection. The switching frequency of 5MHz enables the use of extremely small filter components, resulting in smaller board space and reduced BOM costs. When the input current is greater than approximately 50mA, the TS 33001/2 utilizes PWM voltage mode feedback with input voltage feed -forward to provide a wide input voltage range without the need for external compensation. For the Fixed Output option, w hen the input current is less than 50mA, the device uses a PFM mode to provide increased efficiency at light loads. The cross over between PFM mode and PWM is automatic and has hysteresis to prevent oscillation between the modes. Additionally, the nLP mode pin can be used to force the device in to PWM mode to reduce the output ripple, if needed (Fixed Output only). The TS33001/2 integrates a wide range of protection circuitry; including input supply under -voltage lockout, output under -voltage, output over -voltage, soft start, high side FET and low side FET current limits, and thermal shutdown. High Efficiency Synchronous 1A/2A DC/DC Buck Converter, 5Mhz Fixed Output option has automatic low power PFM mode for reduced quiescent current at light loads 5MHz +/- 10% fixed switching frequency Adjustable version output voltage range: 0.6V to 5V with +/- 1.5% reference across temperature 2.5V, and 3.3V with +/- 2% output tolerance Input voltage range: 2.5V to 5.5V (6.0V Abs Max) Voltage mode PWM control with input voltage feed- forward compensation Voltage supervisor for VOUT reported at the PG pin Input supply under voltage lockout Soft start for controlled startup with no overshoot Full protection for over-current, over-temperature, and VOUT overvoltage Less than 100nA in shutdown mode Multiple enable pins for flexible system sequencing Low external component count Junction operating temperature -40C to 125C Packaged in a 16 pin QFN (3x3)
APPLICATIONS
Point of load Systems with deep submicron ASICs/FPGAs Set-top box Communications equipment Portable and handheld equipment
- 2 - Specifications subject to change WWW.TRIUNESYSTEMS.COM Copyright © 2012, Triune Systems, LLC TS33001/2 Version 1.3 PINOUT TS3311/2 VCC VCC GND VSW VCC TEST OUT EN VSW VSW VSW PGND PGND nLP VOUT Sense FB PG PIN DESCRIPTION Pin Symbol Pin # Function Description VSW 1 Switching Voltage Node Connect to 0.47uH inductor. Short to Pins 12, 14, & 15 VCC 2 Input Voltage Input voltage supply. Short to Pins 3 & 11 VCC 3 Input Voltage Input voltage supply. Short to Pins 2 & 11 GND 4 GND Ground for the internal circuitry of the device FB 5 Feedback Input Feedback voltage for the regulator when used in adjustable mode. Connect to the output voltage resistor divider for adjustable mode and No Connection for fixed output modes VOUT Sense 6 Output Voltage Sense Output Voltage Sense. Requires kelvin connection to 10uF output capacitor nLP 7 nLP Input Forcing this pin high prevents the device from going into Low Power PFM mode operation PG 8 PG Output Power Good indicator Open-drain output. EN 9 Enable Input Input high voltage enables the device. Input low disables the device. Includes internal 4M pull-up to VCC. TEST OUT 10 Test Mode Output Connect to GND. For internal testing use only. VCC 11 Input Voltage Input voltage supply. Short to Pins 2 & 3 VSW 12 Switching Voltage Node Connect to 0.47uH inductor. Short to Pins 1, 14, & 15 PGND 13 Power GND GND supply for internal low-side FET/integrated diode. Short to Pin 16 VSW 14 Switching Voltage Node Connect to 0.47uH inductor. Short to Pins 1, 12, & 15 VSW 15 Switching Voltage Node Connect to 0.47uH inductor. Short to Pins 1, 12, & 14 PGND 16 Power GND GND supply for internal low-side FET/integrated diode. Short to Pin 13 TS33001/2
- 3 - Specifications subject to change WWW.TRIUNESYSTEMS.COM Copyright © 2012, Triune Systems, LLC TS33001/2 Version 1.3 FUNCTIONAL BLOCK DIAGRAM Over Current Protection Gate Drive Gate Drive Gate Drive Control Vout Sense Vref Softstart Oscillator Ramp Generator Comparator Error Amp GND Under Voltage Protection MONITOR CONTROL Thermal Protection VCC VSW EN PGND nLP 10uF 0.47uH RTOP (Adjustable) Compensation Network PG VCC FB (Adjustable) VOUT RBOT (Adjustable) (Adjustable) Figure 1: TS33001/2 Block Diagram for fixed and adjustable mode devices
- 4 - Specifications subject to change WWW.TRIUNESYSTEMS.COM Copyright © 2012, Triune Systems, LLC TS33001/2 Version 1.3 PRODUCT FAMILY MATRIX Input Voltage – 5.5V UV Threshold – 85% Over Current Limit Minimums –1.6A and 2.6A Optional Enable ILimit Latch functionality ABSOLUTE MAXIMUM RATINGS Over operating free–air temperature range unless otherwise noted(1,2) UNIT VCC -0.3 to 6.0 V VSW -1 to 6.0 V EN, PG,FB, nLP, TEST OUT, VOUT Sense -0.3 to 6 V Electrostatic Discharge – Human Body Model ±2k V Electrostatic Discharge – Charge Device Model ±500 V Lead Temperature (soldering, 10 seconds) 260 C (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratin gs only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is n ot implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability. (2) All voltage values are with respect to network ground terminal. THERMAL CHARACTERISTICS Symbol Parameter Value Unit JA Thermal Resistance Junction to Air (Note 1) 50 °C/W TSTG Storage Temperature Range -65 to 150 °C TJ MAX Maximum Junction Temperature 150 °C TJ Operating Junction Temperature Range -40 to 125 °C Note 1: Assumes QFN16 1 in2 area of 2 oz copper and 25C ambient temperature. RECOMMENDED OPERATING CONDITIONS Symbol Parameter Min Typ Max Unit VCC Input Operating Voltage 2.375 5 5.5 V LOUT Output Filter Inductor Typical Value (Note 1,3) 376 470 564 nH COUT Output Filter Capacitor Typical Value (Note 2,3) 8 10 12 uF COUT-ESR Output Filter Capacitor ESR 0 5 20 m CBYPASS Input Supply Bypass Capacitor Typical Value (Note 2) 22 uF Note 1: For best performance, an inductor with a saturation current rating higher than the maximum VOUT load requirement plus the inductor current ripple. See the inductor current ripple calculations in inductor calculations sections. Note 2: For best performance, a low ESR ceramic capacitor should be used – X7R or X5R types should be used. Y5V should be avoided. Note 3: Min and max listed are to account for +/-20% variation of the typical value. Typical values of 10uF and 0.47uH are recommended.
- 5 - Specifications subject to change WWW.TRIUNESYSTEMS.COM Copyright © 2012, Triune Systems, LLC TS33001/2 Version 1.3 CHARACTERISTICS Electrical Characteristics, TJ = -40C to 125C, VCC = 5V (unless otherwise noted) Symbol Parameter Condition Min Typ Max Unit VCC Supply Voltage VCC Input Supply Voltage 2.375 5.5 V ICC-NORM Quiescent current Normal Mode VCC = 5V, ILOAD = 0A, EN=5V, nLP=5V 18 mA ICC-LPM Quiescent current Low Power PFM Mode VCC = 5V, ILOAD = 0A, EN=5V, nLP=0V 150 uA ICC-SHUTDOWN Quiescent current Shutdown Mode VCC = 5V, EN=0V 5 uA VCC Under Voltage Lockout VCC-UV Input Supply Under Voltage Threshold VCC Increasing 2.2 V VCC-UV_HYST Input Supply Under Voltage Threshold Hysteresis 200 mV OSC FOSC Oscillator Frequency 4.5 5 5.5 MHz PG Open Drain Outputs TPG PG Release Timer 10 ms IOH-PG High-Level Output Leakage VPG=5V VCC=5V 0.1 uA VOL-PG Low-Level Output Voltage IPG = -0.3mA 0.1 V EN Input Voltage Thresholds VIH-EN High Level Input Voltage VCC=2.5V to 5V 2.2 V VIL-EN Low Level Input Voltage VCC=2.5V to 5V 0.4 V VHYST-EN Input Hysteresis VCC=2.5V to 5V 400 mV IIN-EN Input Leakage VEN=5V VCC=5V 0.2 uA VEN=0V VCC=5V -1.25 uA ENPU Enable Pullup Resistor Pullup to VCC 4000 K Thermal Shutdown TSD Thermal Shutdown Junction Temperature 150 170 190 C TSDHYST TSD Hysteresis 10 C
- 6 - Specifications subject to change WWW.TRIUNESYSTEMS.COM Copyright © 2012, Triune Systems, LLC TS33001/2 Version 1.3 REGULATOR CHARACTERISTICS Electrical Characteristics, TJ = -40C to 125C, VCC = 5V (unless otherwise noted) Symbol Parameter Condition Min Typ Max Unit Switch Mode Regulator: L=470nH and C=10uF VOUT-PWM Output Voltage Tolerance in Mode VOUT - VOUT VOUT + V RDSON High Side Switch On Resistance IVSW = -1A (Note 1) 110 mΩ Low Side Switch On Resistance IVSW = 1A (Note 1) 75 mΩ IOUT Output Current TS33001 TS33002 A IOCDHS Over Current Detect HS TS33001 TS33002 1.7 2.7 A IOCDLS Over Current Detect LS TS33001 TS33002 1.7 2.7 A VOUT-LINE Output Line Regulation VCC = 2.5V to 5V, VOUT = 1.8V, ILOAD = 1A -10 10 mV VOUT-LOAD Output Load Regulation ILOAD = 10mA to 1A, VCC = 5V, VOUT = 3.3V VOUT - 0.5% VOUT VOUT + 0.5% V FBTH Feedback Reference FB Switch Point 0.6 V FBTH-TOL Feedback Reference Tolerance -1.5 1.5 % IFB Feedback Input Current 100nA nA TSS Softstart Ramp Time 500 Us VOUT-PG VOUT Power Good Threshold 85% VOUT VOUT-PG_HYST VOUT Power Good Hysteresis 2% VOUT VOUT-OV VOUT Over Voltage Threshold 106% VOUT VOUT-OV_HYST VOUT Over Voltage Hysteresis 2% VOUT Note 1: RDSON is characterized at 1A and tested at lower current in production.
- 7 - Specifications subject to change WWW.TRIUNESYSTEMS.COM Copyright © 2012, Triune Systems, LLC TS33001/2 Version 1.3 FUNCTIONAL DESCRIPTION This voltage-mode Point of Load (POL) synchronous step-down power supply product can be used in the consumer , industrial, and automotive market segments. It includes flexibility to be used for a wide range of output voltages and is optimized for high efficiency power conversion with low RDSON integrated synchronous switches. A 5MHz internal switching frequency facilitates low cost LC filter combinations and improved transient response. Additionally, the fixed output version, with integrated Power on Reset and Fault circuit ry enables a minimal external component count to provide a complete power supply solution for a variety of applications. DETAILED PIN DESCRIPTION Unregulated input, VCC This terminal is the unregulated input voltage source for the IC. It is recommended that a 22uF bypass capacitor be placed close as possible to the VCC pins for best performance. Since this is the main supply for the IC, good layout practices need to be followed for this connection. Feedback, FB This is the voltage feedback input terminal for the adjustable version. For the fixed mode versions, this pin should be left floating and not connected. The connection on the PCB should be kept as short as possible from the feedback resistors, kept away from the VSW connections or other switching/high frequency nodes, and should not be shared with any other connection. This should minimize stray coupling, reduce noise injection, and minimize voltage shift cause by output load. To choose the resistors for the adjustable version, use the following equation: VOUT = 0.6 (1 + RTOP/RBOT) For stability, RTOP should be 270K Ohms to 330K Ohms. Output Voltage Sense, VOUT Sense This is the input terminal for the voltage output feedback and is needed for both adjustable and fixed voltage versions. This should be connected to the main output capacitor, and the same good layout practices should be followed as for the FB connection. Keep this line as short as possible, keep it away from the VSW and other switching or high frequency traces, and do not share this connection with any other connection on the PCB. Switching output, VSW This is the switching node of the regulator. It should be connected directly to the 0.47uH inductor with a wide, short trace. It is switching between VCC and PGND at the switching frequency. Ground, GND This ground is used for the majority of the device including the analog reference, control loop, and other circuits. Power Ground, PGND This is a separate ground connection used for the low side synchronous FET to isolate switching noise from the rest of the device. Enable, EN This is an input terminal to activate the entire device. This will enable the internal reference, oscillator, TSD, etc, and allow the fault detection circuitry to work correctly. Notice that the EN needs to low for the part to exhibit 5uA quiescent current. The input threshold is TTL/CMOS compatible and has a 4 Megaohm internal pull-up to ensure a stable state if the pin is disconnected.
- 8 - Specifications subject to change WWW.TRIUNESYSTEMS.COM Copyright © 2012, Triune Systems, LLC TS33001/2 Version 1.3 Power Good Output, PG This is an open drain, active high output. The switched mode output voltage is monitored and the PG line will remain low until the output voltage reaches the VOUT-UV threshold, approximately 85% of the final regulation output. Once the internal comparator detects the output voltage is above the desired threshold, an internal 10mSec delay timer is activated and the PG line is de-asserted to high when this delay timer expires. In the event the output voltage decreases below VOUT-UV, the PG line will be asserted low immediately and remain low until the output rises above VOUT-UV and the delay timer times out again. If EN is pulled low, the VCC input undervoltage trips, or Thermal Shutdown is reached, the PG pin will immediately be pulled low. nLow Power Mode Output, nLP This is an input to force the PWM mode when light load is on the output. The PFM low power mode has higher output voltage ripple, which is some applications may be unacceptable. If low ripple is needed on the output this pin can be tied to VCC input, or switched above 2.2V during operation to force the device into normal PWM mode. INTERNAL PROTECTION DETAILS Internal Current Limit Current limit is always active when the regulator is enabled. High side current limit will shorten the high side on time and tri-state the high side. Additionally, low side current limit will protect the low side FET and turn off the switch if current limit is sensed on the low side switch. Since the output is fully synchronous, the current limit is protected on the low side in both the positive and negative direction. Soft Start Soft start ensures current limit does not prevent regulator startup and minimize overshoot at startup. The typical startup time is 925us. These values do not change with output voltage, current limit settings, or adjustable/fixed mode. The soft start is re-triggered with the any rising edge that enables the regulator, including the EN input pins, thermal shutdown, VCC Undervoltage, or a VCC Power cycle. Thermal Shutdown If the temperature of the die exceeds 170C, the VSW outputs will tri-state to protect the device from damage. The PG and all other protection circuitry will stay active to inform the system of the failure mode. Once the device cools to 160C, the device will attempt to start up again, following the normal soft start sequence with 10ms delay on PG. If the device reaches 170C, the shutdown/restart sequence will repeat. Output Overvoltage If the output of the regulator exceeds 106% of the regulation voltage, the VSW outputs will tri-state to protect the device from damage. This check occurs at the start of each switching cycle. If it occurs during the middle of a cycle, the switching for that cycle will complete, and the VSW outputs will tri-state at the beginning of the next cycle. VCC Under-Voltage Lockout The device is held in the off state until VCC reaches 2.2V. There is a 200mV hysteresis on this input, which requires the input to fall below 2V before the device will disable. PERFORMANCE RESULTS Startup Plots - TBD Switching Plots -TBD Load Transient Plots - TBD Line Transient Plots - TBD Efficiency Plots - TBD OSC frequency across temp -TBD Output voltage across temp –TBD Line Regulation – TBD Load Regulation – TBD
- 9 - Specifications subject to change WWW.TRIUNESYSTEMS.COM Copyright © 2012, Triune Systems, LLC TS33001/2 Version 1.3 EXTERNAL COMPONENT SELECTION The internal compensation is optimized for a 10uF output capacitor and a 0.47uH inductor. To keep the output ripple low, a low ESR (less than 20mOhm) ceramic is recommended. For optimal over-current protection, inductor should be able to handle the 2.5A for the 2A version and 1.5A for the 1A version without saturation. LAYOUT GUIDELINES TBD RECOMMENDED COMPONENTS / DESIGN EXAMPLE TBD
- 10 - Specifications subject to change WWW.TRIUNESYSTEMS.COM Copyright © 2012, Triune Systems, LLC TS33001/2 Version 1.3 PACKAGE MECHANICAL DRAWINGS (all dimensions in mm) Units MILLIMETERS Dimensions Limits MIN NOM MAX Number of Pins N 16 Pitch e 0.50 BSC Overall Height A 0.80 0.90 1.00 Standoff A1 0.00 0.02 0.05 Contact Thickness A3 0.20 REF Overall Length D 3.00 BSC Exposed Pad Width E2 1.55 1.70 1.80 Overall Width E 3.00 BSC Exposed Pad Length D2 1.55 1.70 1.80 Contact Width b 0.20 0.25 0.30 Contact Length L 0.20 0.30 0.40 Contact-to-Exposed Pad K 0.20 - - TOP VIEW BOTTOM VIEW EXPOSED PAD
- 11 - Specifications subject to change WWW.TRIUNESYSTEMS.COM Copyright © 2012, Triune Systems, LLC TS33001/2 Version 1.3 RECOMMEDED PCB LAND PATTERN DIMENSIONS IN MILLIMETERS Units MILLIMETERS Dimension Limits MIN NOM MAX Contact Pitch E 0.50 BSC Optional Center Pad Width W2 - - 1.70 Optional Center Pad Length T2 - - 1.70 Contact Pad Spacing C1 - 3.00 - Contact Pad Spacing C2 - 3.00 - Contact Pad Width (X16) X1 - - 0.35 Contact Pad Length (X16) Y1 - - 0.65 Distance Between Pads G 0.15 - - Notes: Dimensions and tolerances per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact values shown without tolerances. REF: Reference Dimension, usually without tolerance, for information only. RECOMMENDED LAND PATTERN Silk Screen
- 12 - Specifications subject to change WWW.TRIUNESYSTEMS.COM Copyright © 2012, Triune Systems, LLC TS33001/2 Version 1.3 Legal Notices Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. “Typical” parameters whic h may be provided in Triune Systems data s heets and/or specifications can and do vary in different applications and actual performance may vary over time. All operati ng parameters, including “Typicals” must be validated for your application by your technical experts. TRIUNE SYSTEMS MAKES NO R EPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Triune Systems disclaims all liability arising from this information and its use. Triune System products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to su pport or s ustain life, or for any other application in which the failure of the Triune Systems product could create a situation where personal injury or de ath may occur. Should the Buyer purchase or use Triune Systems products for any such unintended or unauthorized application, the Buyer shall indemnify and hold Triune Systems, and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expe nses, and reasonable attorney fees arising out of, directly or ind irectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Triune Systems was negligent regarding the design or manufacture of the part. No licenses are conveyed, implici tly or otherwise, under any Triune Systems intellectual property rights. Trademarks All other trademarks mentioned herein are property of their respective companies. © 2012 Triune Systems, LLC. All Rights Reserved.