TS2043 UTC | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 8

Technical content

UNISONIC TECHNOLOGIES CO., LTD TS2043 Preliminary CMOS IC w w w . u n i s o n i c . c o m . t w 1 of 8 Copyright © 2010 Unisonic Technologies Co., Ltd QW-R502-404.a TOUCH PANEL CONTROLLER „ DESCRIPTION The UTC TS2043 is a highly integrated 12-bit SAR analog-to-digital (A/D) converter designed for touch panel controllers. It features serial interface and low on-resistance drivers for 4-wire resistive touch panels. The UTC TS2043 contains all the analog and digital circuitry needed to complete a pen request. The UTC TS2043 features a low-power dissipation consumes only 800uW under a 125KHz sample rate and in a 2.7V supply condition, it consumes only 2.7uW at shutdown mode. The supply voltage is from 2.7V to 5.5V under normal operation. The UTC TS2043 can be used in applications such as touch panels, personal digital Assistants (PDAs), smart phones, point-to-sales terminals, high speed data acquisition, portable instruments, and low power instruments. „ FEATURES * Power Supply Voltage: 2.7V ~ 5.5V * Serial Interface * 4-Wire Touch Panel Interface * Embedded Touch Panel Drivers * 12-Bit AD Converter * Programmable 8 or 12 Bit Resolution * Conversion Rate: 125 KHz * 2 Auxiliary Analog Inputs * Full Power Down Control „ ORDERING INFORMATION Halogen Free Package Packing TS2043G-R16-R SSOP-16 Tape Reel

TS2043 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD 2 of 8 www.unisonic.com.tw Q W - R 5 0 2 - 4 0 4 . a „ PIN CONFIGURATION „ PIN DESCRIPTION PIN NO. PIN NAME DESCRIPTION 1 V DD Power Supply, 2.7V ~ 5.5V 2 X+ X+ Input; ADC Input Channel 1. 3 Y+ Y+ Input; ADC Input Channel 2. 4 X- X- Input. 5 Y- Y- Input. 6 GND Ground. 7 IN3 Auxiliary Input 1; ADC Input Channel 3. 8 IN4 Auxiliary Input 2; ADC Input Channel 4. 9 V REF Reference Voltage Input. 10 V DD Power Supply, 2.7V ~ 5.5V 11 /PENIRQ Pen Interrupt. Requires 10K Ω ~ 100KΩ external pull-up resistor. 12 DOUT Serial Data Output. This output pin is high impedance when /CS is high. 13 BUSY Busy Output. This output pin is high impedance when /CS is high. 14 DIN Serial Data Input. 15 /CS Chip Select Input. This input is active low. 16 DCLK External Clock Input.

TS2043 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD 3 of 8 www.unisonic.com.tw Q W - R 5 0 2 - 4 0 4 . a „ BLOCK DIAGRAM 4-Channel MUX COMP SAR DAC (Cap Array) Digital Control Logic DCLK /CS DIN BUSY DOUTVDD/PENIRQ IN3 IN4 VREF 11 1/10 16 15 14 13 12 6GND

TS2043 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD 4 of 8 www.unisonic.com.tw Q W - R 5 0 2 - 4 0 4 . a „ ABSOLUTE MAXIMUM RATING PARAMETER SYMBOL RATINGS UNIT VDD to GND -0.3 ~ +6 V Analog Input to GND -0.3 ~ V DD +0.3 V Digital Input to GND -0.3 ~ V DD +0.3 V Junction Temperature T J +150 °C Operating Temperature Range T OPR -40 ~ +85 °C Storage Temperature Range T STG -60 ~ +150 °C Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied. „ ELECTRICAL CHARACTERISTICS (TA=-40°C to 85°C, VDD=+2.7V, VREF=+2.7V, fsample=125KHz, fCLK=24*fSAMPLE, 12-bit mode, Digital inputs=GND or VDD. Typical values are at TA=+25°C, unless otherwise specified.) PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Power Supply Requirements Specified Performance 2.7 3.6 V Power Supply V DD Operating Range 2.7 5.5 V 300 μA Nominal Supply Current I DD Shut Down Mode (DCLK=DIN=VDD) 1 μA 800 μW Power Dissipation P D Shut Down Mode (VDD=2.7V) 2.7 μW System Performance Resolution 12 Bit Integral nonlinear INL +/-2 LSB Differential nonlinear DNL +/-1 LSB Gain Error +/-4 LSB Offset Error +/-6 LSB Digital Input/Output VOH V DD*0.8 V VOL 0.4 V VIH V DD*0.7 V DD+0.3 V Logic Family VIL CMOS -0.3 0.8 V /PEN Request (/PENIRQ) VOL 100K Ω Pull-Up 0.65 V Analog Input Input Span 0 V REF V Input Range -0.2 V DD+0.2 V Capacitance 25 pF Reference Input Range V REF 1 V DD V Input Current I REF Specified Performance 15 μA X / Y Switches X+, Y+ Switch On-Resistance 5 Ω X-, Y- Switch On-Resistance 5 Ω

TS2043 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD 5 of 8 www.unisonic.com.tw Q W - R 5 0 2 - 4 0 4 . a „ TYPICAL APPLICATION CIRCUIT TS2043 16DCLK /CS DIN BUSY DOUT /PENIRQGND VDD 2.7V VDD VREF IN3 IN4 Clock Chip Select Data In Busy Status Data Out Pen Interrupt 0.1uF 0.1uF 10uF TOUCH PANEL

external clock is also required.

0 Tri-State

Figure 2. Serial Interface of TS2043

TS2043 Preliminary CMOS IC UNISONIC TECHNOLOGIES CO., LTD 7 of 8 www.unisonic.com.tw Q W - R 5 0 2 - 4 0 4 . a „ APPLICATION INFORMATION(Cont.) Serial Interface Once a falling signal applies on /CS pin (active in low) , the operation is initiated. After /CS falls, the UTC TS2043 begins to look for a start bit on the DIN input. At the end of the operation the /CS pin should be pulled high, which minimizes supply current if DCLK is left running. Control Byte The first eight clock cycles provides the control byte on DIN pin. (See Table I and Table II for more information). The control byte represents the start operation, addressing, resolution, and power down information. Table I. Control Bits in the Control Byte Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Start A2 A1 A0 Mode1 Mode0 PD1 PD0 Table II. Description of the Control Bits BIT NAME DESCRIPTION 7 Start Start Bit. 6,5,4 A2,A1,A0 Input Channel Select Bits. 3,2 Mode1 Mode0 12-Bit / 8-Bit Conversion Configuration Bit. 1,0 PD1,PD0 Power Down Control Bits Start Bit – Initiate Start The control byte starts with the first high bit on DIN. The first bit must always be logic high (1) to initiate the start of the conversion. The UTC TS2043 will not start until the start bit is detected. Addressing Bits – Input Channel Selection The next three bits on control byte are addressing bits (A2, A1, A0), which select the active input channel of the input multiplexer, and touch panel drivers. (See Table III for more information). Table III. Input Channel Configuration A2 A1 Input Channel X Switch Y Switch Reference 0 0 X+ OFF ON V REF 1 0 Y+ ON OFF V REF 0 1 IN3 OFF OFF V REF 1 1 IN4 OFF OFF V REF Mode Bits – Conversion Resolution Configuration The Mode bits (Mode1, Mode0) set the resolution of th is device. With the Mode1 bit LOW (0), the following conversion will have 12 bits of resolution. With the Mode1 bit HIGH (1) the following conversion will have 8 bits of resolution. (See Table IV for more information.) Table IV. Resolution Configuration Mode1 Mode0 DESCRIPTION 0 1 12bits Resolution 0 0 12bits Resolution 1 1 8bits Resolution 1 0 8bits Resolution PD0 and PD1 Bits - Power Down Control The last two bits are PD1 and PD0 bits, wh ich control the power down mode of the UTC TS2043. Through applying a same logic high(1) this device enters a power-up mode, while enters a power-down mode by a same logic low (0) on PD1 and PD0 bits.(See Table V for more information). Table V. Power-Down Selection PD1 PD0 PENIRQ DESCRIPTION 0 0 Enable Power-Down between conversions. Y- switch is on. 0 1 Disable Power-Down between conversions. Y- switch is off. /PENIRQ is disabled 1 0 Disable No used. 1 1 Disable No Power-Down between conversions.

timing of 16-Clocks per conversion. Figure 3. Timing of 16-clocks per Conversion The input channel configuration of the UTC TS2043 is shown in Table V. The control bits are set via the DIN pin. input channel multiplexer. For measuring X+ and Y+, Y switches and X switches are turned on respectively. supply, special care must be taken into consideration. and reliable and may be changed without notice.