TP11368_11 TI1 | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 20

Technical content

Octal Adaptive Differential PCM Processor Literature Number: SNAS568

Octal Adaptive Differential PCM Processor General Description The TP11368 is an octal (8) channel Adaptive Differential Pulse Code Modulation (ADPCM) transcoder, fully compat- ible to ITU G.726 recommendation in 40 kbps, 32 kbps, 24 kbps, 16 kbps and ANSI 32 kbps modes. The TP11368 ADPCM processor can operate on up to 16 independent channels in an 8 kHz frame. Each channel is individually configured, supporting both full and half duplex operation. All input/output transfers occur on an interrupt basis using se- rial, double buffered data registers. Together with National’s TP3054/57 COMBO ® or TP3070/71 COMBO II devices, the TP11368 forms complete ADPCM channels with Codec/ filtering.

Features

n CCITT G.726 compatible at 40, 32, 24, 16 kbps n ANSI T1.301 compatible at 32 kbps n 16-channel half-duplex (encode or decode) or 8-channel full-duplex operation in 8 kHz frame n Each channel individually configurable n Selectable µ-law or A-law PCM coding n Asynchronous 16 MHz master clock operation n TTL and CMOS compatible inputs and outputs n 28-pin PLCC or 24-pin DIP packages n Power consumption of typ. 6 mW at +5V per full-duplex channel n On-Chip Power-On-Reset n −40˚C to +85˚C operating temperature range n Single 5V supply Block Diagram TRI-STATE® and COMBO ® are registered trademarks of National Semiconductor Corporation. DS012902-1 FIGURE 1. Block Diagram

Transmit PCM serial data input. TSI is an 8-bit PCM data stream and is shifted into an 8-bit serial-to-parallel register on the falling edges of PSCK while CE and TRB are high. The last 8 bits of TSI are latched and transferred to the core for processing at the falling edge of CE. TSO Transmit ADPCM TRI-STATE ® serial data output. TSO is a data bit stream of 4- to 5-bit length, and is shifted out with the rising edge of ASCK when CE is high following the process- ing of a transmit channel. TSO is in TRI-STATE mode while CE is low or while RSO output is active. RSI Receive ADPCM serial data input. RSI is a data bit stream of 4- to 5-bit length, and is shifted in with the falling edges of ASCK while CE is high and TRB is low. The last 4 or 5 bits of RSI are latched and transferred to the core for processing at the falling edge of CE. RSO Receive PCM TRI-STATE serial data output. RSO is an 8-bit PCM data stream and is shifted out with the rising edges of PSCK when CE is high following the processing of a receive channel. RSO is in TRI-STATE mode while CE is low or while TSO output is active. PSCK PCM serial clock input. PSCK is used to shift PCM data into TSI or out of RSO while CE is active (high). The transfer de- pends on the logic state of TRB. ASCK ADPCM serial clock input. ASCK is used to shift ADPCM data into RSI or out of TSO while CE is active (high). The transfer depends on the logic state of TRB. CLK Master clock input. CLK may be asynchronous to PSCK or ASCK. CE Chip enable input. When CE is high, it enables data transfer. The falling edge of CE latches and transfers the serial data TSI or RSI to the core for processing and strobes the control signals QSEL0, QSEL1, PCM1, EN and INIT. CE should change state only when PSCK and ASCK are high. CE, when low, sets the TSO and RSO outputs into TRI-STATE mode. TRB Transmitter or receiver select. A logic low at TRB selects the receiver of the channel processed. A logic high enables the transmitter of the channel processed. TRB determines which input register is enabled and which output register and out- put is enabled. TRB should be stable while CE is high. EN Channel enable input. EN is strobed in with the falling edge of CE. A logic high at the falling edge of CE indicates that the channel is active, and the ADPCM will process the data just clocked in. INIT Channel initialization input. INIT is read at the falling edge of CE. A logic high at the falling edge of CE causes the ADPCM processor to initialize the channel currently processing. PCM1 PCM coding law select. A logic low at PCM1 selects 8-bit µ-law, while a logic high selects 8-bit A-law with even bit in- version. Plastic Chip Carrier DS012902-2 Top View Order Number TP11368V See NS Package Number V28A Plastic Dual-In-Line DS012902-3 Top View Order Number TP11368N See NS Package Number N24A www.national.com 2

be pulled high for normal operation. tied low for normal operation. TABLE 1. Bit Rate Selection tively, to the value of the difference signal for transmission. speech and voice band data signals. put with the rising edges of PSCK. cycle of CE at the TSO output with the rising edges of ASCK. clock cycles required for processing the data. TABLE 2. Processing Cycles must be low for more than 4 CLK cycles.

ASCK need only be valid while CE is high. FIGURE 3. Serial Output Structure

FIGURE 4. Full Duplex Timing Diagram (40 kbps ADPCM mode)

FIGURE 5. Full Duplex Timing Diagram (32 kbps ADPCM mode)

Table 4shows the transfer order of the ADPCM output data. PCM data, the ADPCM output will recirculate. TABLE 3. Transfer Order of ADPCM Input Data (RSI). The Last Bit Prior[to] the Falling Edge of CE is the LSB of the TABLE 4. Transfer Order of ADPCM Output Data (TSO) with 4 ASCK Rising Edgesile CE is High (the First Bit is the TABLE 5. Transfer Order of ADPCM Output Data (TSO)th 7 Rising Edges (7 Low Pulses) while CE is High the ITU G.726 recommendation. however, they won’t affect the proper initialization process. The minimum low time of RSTB is 2 CLK cycles. after the completion of the initialization.

quires 4 CLK cycles for CE to maintain all channel variables. TABLE 6. TSO at Channel NOP TABLE 7. RSO at Channel NOP

Absolute Maximum Ratings (Note *NO TGT: FNXref NS0466*) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. V CC to GND 7V Voltage at Any Digital Inputs or Outputs GND − 0.3V to VCC + 0.3V Storage Temperature Range −45˚C to +125˚C Lead Temperature (Soldering, 10 sec) 300˚C Latch-up Immunity on any Pin ±75 mA θJA (28-pin PLCC) 79˚C/W θJA (24-pin DIP) 49˚C/W Unless otherwise noted, limits printed inbold characters are guaranteed forVCC = 5.0V ± 5% , GND1 = GND2 = 0V, TA = −40˚C to +85˚C by correlation with 100% electrical testing at TA = 25˚C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical values are specified at VCC = +5V, TA = 25˚C. Symbol Parameter Conditions Min Typ Max Units ICC0 Supply Current CLK = 16.0 MHz, RSTB = Low 1.8 mA (Power Down Mode) ICC1 Supply Current CLK = 16.0 MHz, RSTB = High 10 12 mA (Power Up Mode) PD Power Dissipation 50 mW VIL Input Low Voltage For ASCK, PSCK, CE, TRB, 0.8 V VIH Input High Voltage CLK, RSTB 2.4 V VIL Input Low Voltage For PCM1, RSI, TSI, QSEL0, 0.7 V VIH Input High Voltage QSEL1, INIT, EN 2.0 V VOL Output Low Voltage I L = 4m A 0.4 V VOH Output High Voltage I L = −4 mA 2.4 V IL = −0.4 mA; VCC = 4.75V VCC − 0.8 V IIL Input Low Current GND < VIN < VIL, All Signal Inputs −10 µA IIH Input High Current VIH < VIN < VCC , All Signal Inputs 10 µA Test Inputs TST0, TST1, TST2 (Note 4) 150 µA IOZ Output Current in High GND < VO < VCC , TSO and RS0 −10 10 µA Impedance State C I Input Capacitance 10 pF C O Output Capacitance 10 pF C L Capacitive Load 100 pF Note 4:Test inputs have internal pull-down resistor. Timing Specifications Unless otherwise noted, limits printed inbold characters are guaranteed for VCC = 5.0V ± 5% , GND1 = GND2 = 0V, TA = −40˚C to +85˚C by correlation with 100% electrical testing at TA = 25˚C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical values are specified at VCC = +5V, TA = 25˚C. Symbol Parameter Conditions Min Typ Max Units fCLK CLK Frequency (Note 5) Assuming 50 % Duty Cycle 15.8 16 18 MHz tCLK CLK Duty-Cycle 40% 50% 60% CLK Period tr Rise Time (CLK, CE, 10 ns ASCK, PSCK) tf Fall Time (CLK, CE, 10 ns ASCK, PSCK) tCEP CE Period Encode or Decode 123 CLK Initialization 45 Cycles Disable 9 tCEL CE Pulse Width, Low 4 CLK Cycles www.national.com 10

Timing Specifications(Continued) Unless otherwise noted, limits printed inbold characters are guaranteed for VCC = 5.0V ± 5% , GND1 = GND2 = 0V, TA = −40˚C to +85˚C by correlation with 100% electrical testing at TA = 25˚C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical values are specified at VCC = +5V, TA = 25˚C. Symbol Parameter Conditions Min Typ Max Units tHDCEL Hold Time, CE low after 15 ns PSCK/ASCK High tSUCEH Setup Time, CE High Before 15 ns PSCK/ASCK Low tTRBH TRB Hold Time From CE Low 20 ns tTRBS TRB Setup Time From ASCK Low and PSCK Low 20 ns tIS TSI, RSI Setup Time From ASCK Low and PSCK Low 20 ns tIH TSI, RSI Hold Time From ASCK Low and PSCK Low 20 ns tPSCK/ASCK PSCK/ASCK High and 55 ns Low Times tON TSO, RSO Turn On Time From CE High 40 ns tOD TSO, RSO Propagation From ASCK High or PSCK High 40 ns Delay Time tOFF TSO, RSO Turn Off Time From CE Low 20 ns (Valid Data to TRI-STATE) tCS Setup Time for Control From CE Low Signals (INIT, EN, 20 ns PCM1, QSEL1, QSEL0) tCH Hold Time for Control From CE Low Signals (INIT, EN, 20 ns PCM1, QSEL1, QSEL0) tRSTL RSTB Pulse Width Low 2 CLK Cycles tRSTH RSTB High to the First 6 CLK CE High-Low Transition Cycles Note 5:Values for 8 full-duplex (decoding and encoding) or 16 half-duplex (decoding or encoding) channels operation in a 125 µs period. 11 www.national.com

FIGURE 6. ADPCM Timing

FIGURE 7. Typical Application of ADPCM Transcoders in an E1 Trunk

FIGURE 8. Timing Diagram of 4 TP11368 (Encoding) in an E1 Trunk Pair Gain System

FIGURE 9. Timing Diagram of ADPCM Decoding Processor

Physical Dimensionsinches (millimeters) unless otherwise noted 24-Lead (0.600" Wide) Molded Dual-In-Line Package Order Number TP11368N 17 www.national.com

Physical Dimensionsinches (millimeters) unless otherwise noted (Continued) LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE- VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI- CONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or sys- tems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose fail- ure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be rea- sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com National Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179 28-Lead Molded Plastic Leaded Chip Carrier Order Number TP11368V TP11368 Octal Adaptive Differential PCM Processor National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

Texas InstrumentsIncorporatedand itssubsidiaries(TI)reservetherighttomake corrections,modifications,enhancements,improvements, and otherchanges toitsproductsand servicesatany timeand todiscontinueany productorservicewithoutnotice.Customersshould obtainthelatestrelevantinformationbeforeplacingordersand shouldverifythatsuch informationiscurrentand complete.Allproductsare soldsubjecttoTI’s termsand conditionsofsalesuppliedatthetimeoforderacknowledgment. TIwarrantsperformanceofitshardwareproductstothespecificationsapplicableatthetimeofsaleinaccordancewithTI’s standard warranty.Testingand otherqualitycontroltechniquesareused totheextentTIdeems necessarytosupportthiswarranty.Exceptwhere mandated by governmentrequirements,testingofallparametersofeach productisnotnecessarilyperformed. TIassumes no liabilityforapplicationsassistanceorcustomerproductdesign.Customersareresponsiblefortheirproductsand applicationsusingTIcomponents.To minimizetherisksassociatedwithcustomerproductsand applications,customersshouldprovide adequatedesignand operatingsafeguards. TIdoes notwarrantorrepresentthatany license,eitherexpressorimplied,isgrantedunderany TIpatentright,copyright,mask work right, orotherTIintellectualpropertyrightrelatingtoany combination,machine,orprocessinwhichTIproductsorservicesareused.Information publishedby TIregardingthird-partyproductsorservicesdoes notconstitutea licensefromTItouse such productsorservicesora warrantyorendorsementthereof.Use ofsuch informationmay requirea licensefroma thirdpartyunderthepatentsorotherintellectual propertyofthethirdparty,ora licensefromTIunderthepatentsorotherintellectualpropertyofTI. ReproductionofTIinformationinTIdatabooks ordatasheetsispermissibleonlyifreproductioniswithoutalterationand isaccompanied by allassociatedwarranties,conditions,limitations,and notices.Reproductionofthisinformationwithalterationisan unfairand deceptive businesspractice.TIisnotresponsibleorliableforsuch altereddocumentation.Informationofthirdpartiesmay be subjecttoadditional restrictions. ResaleofTIproductsorserviceswithstatementsdifferentfromorbeyond theparametersstatedby TIforthatproductorservicevoidsall expressand any impliedwarrantiesfortheassociatedTIproductorserviceand isan unfairand deceptivebusinesspractice.TIisnot responsibleorliableforany such statements. TIproductsarenotauthorizedforuse insafety-criticalapplications(suchas lifesupport)where a failureoftheTIproductwouldreasonably be expectedtocause severepersonalinjuryordeath,unlessofficersofthepartieshave executedan agreementspecificallygoverning such use.Buyersrepresentthattheyhave allnecessaryexpertiseinthesafetyand regulatoryramificationsoftheirapplications,and acknowledgeand agreethattheyaresolelyresponsibleforalllegal,regulatoryand safety-relatedrequirementsconcerningtheirproducts and any use ofTIproductsinsuch safety-criticalapplications,notwithstandingany applications-relatedinformationorsupportthatmay be providedby TI.Further,Buyersmust fullyindemnifyTIand itsrepresentativesagainstany damages arisingoutoftheuse ofTIproductsin such safety-criticalapplications. TIproductsareneitherdesignednorintendedforuse inmilitary/aerospaceapplicationsorenvironmentsunlesstheTIproductsare specificallydesignatedby TIas military-gradeor"enhanced plastic." Onlyproductsdesignatedby TIas military-grademeet military specifications.Buyersacknowledgeand agreethatany such use ofTIproductswhichTIhas notdesignatedas military-gradeissolelyat theBuyer's risk,and thattheyaresolelyresponsibleforcompliancewithalllegaland regulatoryrequirementsinconnectionwithsuch use. TIproductsareneitherdesignednorintendedforuse inautomotiveapplicationsorenvironmentsunlessthespecificTIproductsare designatedby TIas compliantwithISO/TS 16949 requirements.Buyersacknowledgeand agreethat,iftheyuse any non-designated productsinautomotiveapplications,TIwillnotbe responsibleforany failuretomeet such requirements. FollowingareURLs where you can obtaininformationon otherTexas Instrumentsproductsand applicationsolutions: Products Applications Audio www.ti.com/audio Communicationsand Telecom www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps DLP ® Products www.dlp.com Energyand Lighting www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocksand Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security Logic logic.ti.com Space,Avionicsand Defense www.ti.com/space-avionics-defense Power Mgmt power.ti.com Transportationand Automotive www.ti.com/automotive Microcontrollers microcontroller.ti.com Videoand Imaging www.ti.com/video RFID www.ti-rfid.com OMAP MobileProcessors www.ti.com/omap WirelessConnectivity www.ti.com/wirelessconnectivity TIE2E Community Home Page e2e.ti.com MailingAddress:Texas Instruments,PostOfficeBox 655303,Dallas,Texas 75265 Copyright© 2011,Texas InstrumentsIncorporated