TM124BBK32F_09 TI1 | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 9
Technical content
/C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0085 /C0049/C0257/C0048/C0052/C0056/C0257/C0053/C0055/C0054 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0085 /C0050/C0257/C0048/C0057/C0055/C0257/C0049/C0053/C0050 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 SMMS649A − DECEMBER 1994 − REVISED JUNE 1995 1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 /C0068Organization TM124BBK32F ...10 4 85 7 6 × 32 TM248CBK32F ...20 9 7152 × 32 /C0068Single 5-V Power Supply (±10% Tolerance) /C006872-Pin Single-In-Line Memory Module (SIMM) for Use With Socket /C0068TM124BBK32F − Utilizes Two 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages /C0068TM248CBK32F − Utilizes Four 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages /C0068Long Refresh Period 16 ms (1024 Cycles) /C0068All Inputs, Outputs, Clocks Fully TTL Compatible /C00683-State Output /C0068Common CAS Control for Eight Common Data-In and Data-Out Lines in Four Blocks /C0068Enhanced Page-Mode Operation With CAS -Before-RAS (CBR), RAS-Only, and Hidden Refresh /C0068Presence Detect /C0068Performance Ranges: ACCESS ACCESS ACCESS READ TIME TIME TIME OR tRAC tAA tCAC WRITE CYCLE (MAX) (MAX) (MAX) (MIN) ’124BBK32F-60 60 ns 30 ns 15 ns 110 ns ’124BBK32F-70 70 ns 35 ns 18 ns 130 ns ’124BBK32F-80 80 ns 40 ns 20 ns 150 ns ’248CBK32F-60 60 ns 30 ns 15 ns 110 ns ’248CBK32F-70 70 ns 35 ns 18 ns 130 ns ’248CBK32F-80 80 ns 40 ns 20 ns 150 ns /C0068Low Power Dissipation /C0068Operating Free-Air Temperature Range 0°C to 70°C /C0068Gold-Tabbed Versions Available:† − TM124BBK32F − TM248CBK32F /C0068Tin-Lead (Solder) Tabbed Versions Available: − TM124BBK32U − TM248CBK32U
description
The TM124BBK32F is a 32-megabit dynamic random-access memory (DRAM) organized as four times 1048576 × 8 in a 72-pin SIMM. The SIMM is composed of two TMS418160DZ, 1 048 576 × 16-bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ is described in the TMS418160 data sheet. The TM124BBK32F SIMM is available in the single-sided BK-leadless module for use with sockets. TM248CBK32F The TM248CBK32F is a 64-megabit DRAM organized as four times 2 097 152× 8 in a 72-pin SIMM. The SIMM is composed of four TMS418160DZ, 1 048 576 × 16-bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ is described in the TMS418160 data sheet. The TM248CBK32F SIMM is available in the double-sided BK-leadless module for use with sockets. operation The TM124BBK32F operates as two TMS418160DZs connected as shown in the functional block diagram and Table 1. The TM248CBK32F operates as four TMS418160DZs connected as shown in the functional block † Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.
/C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0085 /C0049/C0257/C0048/C0052/C0056/C0257/C0053/C0055/C0054 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0085 /C0050/C0257/C0048/C0057/C0055/C0257/C0049/C0053/C0050 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 SMMS649A − DECEMBER 1994 − REVISED JUNE 1995
2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 PRESENCE DETECT SIGNAL (PIN) PD1 (67) PD2 (68) PD3 (69) PD4 (70) 80 ns VSS VSS NC VSS TM124BBK32F 70 ns VSS VSS VSS NCTM124BBK32F 60 ns VSS VSS NC NC 80 ns NC NC NC VSS TM248CBK32F 70 ns NC NC VSS NCTM248CBK32F 60 ns NC NC NC NC NC NC CAS0 CAS2 CAS3 CAS1 RAS0 RAS1 NC W NC DQ8 DQ24 DQ9 DQ25 DQ10 DQ26 DQ11 DQ27 DQ12 DQ28 VCC DQ29 DQ13 DQ30 DQ14 DQ31 DQ15 NC PD1 PD2 PD3 PD4 NC VSS BK SINGLE-IN-LINE MEMORY MODULE (TOP VIEW) TM124BBK32F (SIDE VIEW) PIN NOMENCLATURE A0−A9 Address Inputs CAS0 −CAS3 Column-Address Strobe DQ0−DQ31 Data In/Data Out NC No Connection PD1− PD4 Presence Detects RAS0 −RAS3 Row-Address Strobe VCC 5-V Supply VSS Ground W Write Enable TM248CBK32F (SIDE VIEW) VSS DQ0 DQ16 DQ1 DQ17 DQ2 DQ18 DQ3 DQ19 VCC NC NC DQ4 DQ20 DQ5 DQ21 DQ6 DQ22 DQ7 DQ23 NC VCC RAS3 RAS2 NC NC VSS
Table 1. Connection Table † Side 2 applies to the TM248CBK32F only.
/C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0085 /C0049/C0257/C0048/C0052/C0056/C0257/C0053/C0055/C0054 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0085 /C0050/C0257/C0048/C0057/C0055/C0257/C0049/C0053/C0050 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 SMMS649A − DECEMBER 1994 − REVISED JUNE 1995
4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to VSS . recommended operating conditions MIN NOM MAX UNIT VCC Supply voltage 4.5 5 5.5 V VIH High-level input voltage 2.4 6.5 V VIL Low-level input voltage (see Note 2) − 1 0.8 V TA Operating free-air temperature 0 70 °C NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only. electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS ’124BBK32F-60 ’124BBK32F-70 ’124BBK32F-80 UNITPARAMETER TEST CONDITIONS MIN MAX MIN MAX MIN MAX UNIT VOH High-level output voltageIOH = − 5 mA 2.4 2.4 2.4 V VOL Low-level output voltageIOL = 4.2 mA 0.4 0.4 0.4 V II Input current (leakage)VCC = 5.5 V, VI = 0 V to 6.5 V, All other pins = 0 V to VCC ± 10 ± 10 ± 10 µA IO Output current (leakage) VCC = 5.5 V, VO = 0 V to VCC , CAS high ± 10 ± 10 ± 10 µA ICC1 Read- or write-cycle current VCC = 5.5 V, Minimum cycle 180 160 140 mA ICC2 Standby current VIH = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high 4 4 4 mA ICC2 Standby current VIH = VCC − 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high 2 2 2 mA ICC3 Average refresh current (RAS only or CBR) VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR) 180 160 140 mA ICC4 Average page current VCC = 5.5 V, tPC = MIN, RAS low, CAS cycling 180 160 140 mA
/C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0085 /C0049/C0257/C0048/C0052/C0056/C0257/C0053/C0055/C0054 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0085 /C0050/C0257/C0048/C0057/C0055/C0257/C0049/C0053/C0050 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 SMMS649A − DECEMBER 1994 − REVISED JUNE 1995 5POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)† PARAMETER TEST CONDITIONS ’248CBK32F-60 ’248CBK32F-70 ’248CBK32F-80 UNITPARAMETER TEST CONDITIONS MIN MAX MIN MAX MIN MAX UNIT VOH High-level output voltage IOH = − 5 mA 2.4 2.4 2.4 V VOL Low-level output voltage IOL = 4.2 mA 0.4 0.4 0.4 V II Input current (leak- age) VCC = 5.5 V, V I = 0 V to 6.5 V, All other pins = 0 V to VCC ± 10 ± 10 ± 10 µA IO Output current (leakage) VCC = 5.5 V, VO = 0 V to VCC , CAS high ± 20 ± 20 ± 20 µA ICC1 Read- or write-cycle current (see Note 3) VCC = 5.5 V, Minimum cycle 184 164 144 mA ICC2 Standby current VIH = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high 8 8 8 mA ICC2 Standby current VIH = VCC − 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high 4 4 4 mA ICC3 Average refresh current (RAS only or CBR) (see Note 3) VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR) 360 320 280 mA ICC4 Average page current (see Note 4) VCC = 5.5 V, t PC = MIN, RAS low, CAS cycling 184 164 144 mA † For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions. NOTES: 3. Measured with a maximum of one address change while RAS = VIL 4. Measured with a maximum of one address change while CAS = VIH capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5) PARAMETER ’124BBK32F ’248CBK32F UNITPARAMETER MIN MAX MIN MAX UNIT C i(A) Input capacitance, A0−A9 10 20 pF C i(R) Input capacitance, RAS inputs 7 7 pF C i(C) Input capacitance, CAS inputs 7 14 pF C i(W) Input capacitance, W 14 28 pF C o(DQ) Output capacitance on DQ0−DQ31 7 14 pF NOTE 5: V CC = 5 V ± 0.5 V, and the bias on pins under test is 0 V.
/C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0085 /C0049/C0257/C0048/C0052/C0056/C0257/C0053/C0055/C0054 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0085 /C0050/C0257/C0048/C0057/C0055/C0257/C0049/C0053/C0050 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 SMMS649A − DECEMBER 1994 − REVISED JUNE 1995
6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 switching characteristics over recommended ranges of supply voltage and operating free-air temperature PARAMETER ’124BBK32F-60 ’248CBK32F-60 ’124BBK32F-70 ’248CBK32F-70 ’124BBK32F-80 ’248CBK32F-80 UNITPARAMETER MIN MAX MIN MAX MIN MAX UNIT tAA Access time from column address 30 35 40 ns tCAC Access time from CAS low 15 18 20 ns tRAC Access time from RAS low 60 70 80 ns tCPA Access time from column precharge 35 40 45 ns tCLZ CAS to output in low-impedance state 0 0 0 ns tOH Output disable time from start of CAS high 3 3 3 ns tOFF Output disable time after CAS high (see Note 6) 0 15 0 18 0 20 ns NOTE 6: tOFF is specified when the output is no longer driven. timing requirements over recommended ranges of supply voltage and operating free-air temperature ’124BBK32F-60 ’248CBK32F-60 ’124BBK32F-70 ’248CBK32F-70 ’124BBK32F-80 ’248CBK32F-80 UNIT MIN MAX MIN MAX MIN MAX UNIT tRC Cycle time, random read or write (see Note 7) 110 130 150 ns tRWC Cycle time, read-write 155 181 205 ns tPC Cycle time, page-mode read or write (see Notes 7 and 8)40 45 50 ns tRASP Pulse duration, page mode, RAS low 60 100 000 70 100 000 80 100 000 ns tRAS Pulse duration, nonpage mode, RAS low 60 10 000 70 10 000 80 10 000 ns tCAS Pulse duration, CAS low 15 10 000 18 10 000 20 10 000 ns tCP Pulse duration, CAS high 10 10 10 ns tRP Pulse duration, RAS high (precharge) 40 50 60 ns tWP Pulse duration, W low 10 10 10 ns tASC Setup time, column address before CAS low 0 0 0 ns tASR Setup time, row address before RAS low 0 0 0 ns tDS Setup time, data before CAS low 0 0 0 ns tRCS Setup time, W high before CAS low 0 0 0 ns tCWL Setup time, W low before CAS high 15 18 20 ns tRWL Setup time, W low before RAS high 15 18 20 ns tWCS Setup time, W low before CAS low 0 0 0 ns tWRP Setup time, W high before RAS low (CBR refresh only) 10 10 10 ns tCAH Hold time, column address after CAS low 10 15 15 ns tRHCP Hold time, RAS high from CAS precharge 35 40 45 ns tDH Hold time, data after CAS low 10 15 15 ns tRAH Hold time, row address after RAS low 10 10 10 ns tRCH Hold time, W high after CAS high (see Note 9) 0 0 0 ns tRRH Hold time, W high after RAS high (see Note 9) 0 0 0 ns NOTES: 7. All cycles assume tT = 5 ns. 8. To assure tPC min, tASC should be ≥ tCP . 9. Either tRRH or tRCH must be satisfied for a read cycle.
/C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0085 /C0049/C0257/C0048/C0052/C0056/C0257/C0053/C0055/C0054 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0085 /C0050/C0257/C0048/C0057/C0055/C0257/C0049/C0053/C0050 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 SMMS649A − DECEMBER 1994 − REVISED JUNE 1995 7POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) ’124BBK32F-60 ’248CBK32F-60 ’124BBK32F-70 ’248CBK32F-70 ’124BBK32F-80 ’248CBK32F-80 UNIT MIN MAX MIN MAX MIN MAX UNIT tWCH Hold time, W low after CAS low 10 15 15 ns tWRH Hold time, W high after RAS low (CBR refresh only) 10 10 10 ns tCHR Delay time, RAS low to CAS high (CBR refresh only) 10 10 10 ns tCRP Delay time, CAS high to RAS low 5 5 5 ns tCSH Delay time, RAS low to CAS high 60 70 80 ns tCSR Delay time, CAS low to RAS low (CBR refresh only) 5 5 5 ns tRAD Delay time, RAS low to column address (see Note 10) 15 30 15 35 15 40 ns tRAL Delay time, column address to RAS high 30 35 40 ns tCAL Delay time, column address to CAS high 30 35 40 ns tRCD Delay time, RAS low to CAS low (see Note 10) 20 45 20 52 20 60 ns tRPC Delay time, RAS high to CAS low (CBR only) 0 0 0 ns tRSH Delay time, CAS low to RAS high 15 18 20 ns tREF Refresh time interval 16 16 16 ms tT Transition time 3 30 3 30 3 30 ns NOTE 10: The maximum value is specified only to assure access time. device symbolization (TM124BBK32F illustrated) TM124BBK32F -SS YYMMT YY = Year Code MM = Month Code T = Assembly Site Code -SS = Speed Code NOTE: Location of symbolization may vary.
/C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0049/C0050/C0052/C0066/C0066/C0075/C0051/C0050/C0085 /C0049/C0257/C0048/C0052/C0056/C0257/C0053/C0055/C0054 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0070/C0044 /C0084/C0077/C0050/C0052/C0056/C0067/C0066/C0075/C0051/C0050/C0085 /C0050/C0257/C0048/C0057/C0055/C0257/C0049/C0053/C0050 /C0066/C0089 /C0051/C0050/C0262/C0066/C0073/C0084 /C0068/C0089/C0078/C0065/C0077/C0073/C0067 /C0082/C0065/C0077 /C0077/C0079/C0068/C0085/C0076/C0069 SMMS649A − DECEMBER 1994 − REVISED JUNE 1995
8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443
(TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for
applications
design. Customers are responsible for their products and components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DLP Products www.dlp.com Broadband www.ti.com/broadband DSP dsp.ti.com Digital Control www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Military www.ti.com/military Logic logic.ti.com Optical Networking www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Microcontrollers microcontroller.ti.com Telephony www.ti.com/telephony RFID www.ti-rfid.com Video Imaging www.ti.com/video RF/IF and ZigBee Solutions www.ti.com/lprf Wireless www.ti.com/wireless Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2009, Texas Instruments Incorporated