TM124BBK32I-60

TM124BBK32H TI1 | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 9

Technical content

TM124BBK32H, TM124BBK32I 1048576 BY 32-BIT TM248CBK32H, TM248CBK32I 2097152 BY 32-BIT DYNAMIC RAM MODULES SMMS679 – MARCH 1997 1POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 /C0068 Organization TM124BBK32H/ I...10 4 85 7 6 × 32 TM248CBK32H/ I...20 9 7152 × 32 /C0068 Single 5-V Power Supply (±10% Tolerance) /C0068 72-Pin Single In-Line Memory Module (SIMM) for Use With Socket /C0068 TM124BBK32H/I – Uses Two 16M-Bit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages /C0068 TM248CBK32H/I – Uses Four 16M-Bit DRAMs in Plastic SOJ Packages /C0068 Long Refresh Period 16 ms (1024 Cycles) /C0068 All Inputs, Outputs, Clocks Fully TTL-Compatible /C0068 3-State Output /C0068 Common CAS Control for Eight Common Data-In and Data-Out Lines in Four Blocks /C0068 Enhanced Page-Mode Operation With CAS -Before-RAS (CBR), RAS-Only, and Hidden Refresh /C0068 Presence Detect /C0068 Performance Ranges: ACCESS ACCESS ACCESS READ TIME TIME TIME OR tRAC tAA tCAC WRITE CYCLE (MAX) (MAX) (MAX) (MIN) ’124BBK32H/I-50 50 ns 25 ns 13 ns 90 ns ’124BBK32H/I-60 60 ns 30 ns 15 ns 110 ns ’124BBK32H/I-70 70 ns 35 ns 18 ns 130 ns ’248CBK32H/I-50 50 ns 25 ns 13 ns 90 ns ’248CBK32H/I-60 60 ns 30 ns 15 ns 110 ns ’248CBK32H/I-70 70 ns 35 ns 18 ns 130 ns /C0068 Low Power Dissipation /C0068 Operating Free-Air Temperature Range 0°C to 70°C /C0068 Gold-Tabbed Versions Available:† TM124BBK32H TM248CBK32H /C0068 Tin-Lead (Solder) Tabbed Versions Available: TM124BBK32I TM248CBK32I

description

The TM124BBK32H/I is a 32M-bit dynamic random-access memory (DRAM) module organized as four times 1048576 × 8 in a 72-pin SIMM. The SIMM is composed of two TMS418160ADZ, 1 048 576 × 16-bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160ADZ is described in the TMS418160A data sheet (literature number SMKS891). The TM124BBK32H/I SIMM is available in the single-sided BK-leadless module for use with sockets. TM248CBK32H/I The TM248CBK32H/I is a 64M-bit DRAM organized as four times 2 097 152× 8 in a 72-pin SIMM. The SIMM is composed of four TMS418160ADZ, 1048576 × 16-bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160ADZ is described in the TMS418160A data sheet (literature number SMKS891). The TM248CBK32H/I SIMM is available in the double-sided BK-leadless module for use with sockets. operation The TM124BBK32H/I operates as two TMS418160ADZ DRAMs, connected as shown in the functional block diagram and Table 1. The TM248CBK32H/I operates as four TMS418160ADZ DRAMs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and Q. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. † Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright  1997, Texas Instruments Incorporated

TM124BBK32H, TM124BBK32I 1048576 BY 32-BIT TM248CBK32H, TM248CBK32I 2097152 BY 32-BIT DYNAMIC RAM MODULES SMMS679 – MARCH 1997

2 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251 –1443

(PIN) PD1 (67) PD2 (68) PD3 (69) PD4 (70) 50 ns VSS VSS VSS VSS TM124BBK32H/I 60 ns VSS VSS NC NC 70 ns VSS VSS VSS NC 50 ns NC NC VSS VSS TM248CBK32H/I 60 ns NC NC NC NC 70 ns NC NC VSS NC NC NC CAS0 CAS2 CAS3 CAS1 RAS0 RAS1 NC W NC DQ8 DQ24 DQ9 DQ25 DQ10 DQ26 DQ11 DQ27 DQ12 DQ28 VCC DQ29 DQ13 DQ30 DQ14 DQ31 DQ15 NC PD1 PD2 PD3 PD4 NC VSS BK SINGLE-IN-LINE MEMORY MODULE (TOP VIEW) TM124BBK32H/I (SIDE VIEW) PIN NOMENCLATURE A0 –A9 Address Inputs CAS0 –CAS3 Column-Address Strobe DQ0 –DQ31 Data In/Data Out NC No Connection PD1 – PD4 Presence Detects RAS0 –RAS3 Row-Address Strobe VCC 5-V Supply VSS Ground W Write Enable TM248CBK32H/I (SIDE VIEW) VSS DQ0 DQ16 DQ1 DQ17 DQ2 DQ18 DQ3 DQ19 VCC NC NC DQ4 DQ20 DQ5 DQ21 DQ6 DQ22 DQ7 DQ23 NC VCC RAS3 RAS2 NC NC VSS

Table 1. Connection Table † Side 2 applies to the TM248CBK32H/I only.

TM124BBK32H, TM124BBK32I 1048576 BY 32-BIT TM248CBK32H, TM248CBK32I 2097152 BY 32-BIT DYNAMIC RAM MODULES SMMS679 – MARCH 1997

4 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251 –1443

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to VSS . recommended operating conditions MIN NOM MAX UNIT VCC Supply voltage 4.5 5 5.5 V VIH High-level input voltage 2.4 6.5 V VIL Low-level input voltage (see Note 2) – 1 0.8 V TA Operating free-air temperature 0 70 °C NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only. electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS ‡ ’124BBK32H/I-50 ’124BBK32H/I-60 ’124BBK32H/I-70 UNITPARAMETER TEST CONDITIONS ‡ MIN MAX MIN MAX MIN MAX UNIT VOH High-level output voltage IOH = – 5 mA 2.4 2.4 2.4 V VOL Low-level output voltage IOL = 4.2 mA 0.4 0.4 0.4 V II Input current (leakage) VCC = 5.5 V, VI = 0 V to 6.5 V, All other pins = 0 V to VCC ± 10 ± 10 ± 10 µA IO Output current (leakage) VCC = 5.5 V, VO = 0 V to VCC , CAS high ± 10 ± 10 ± 10 µA ICC1 Read- or write-cycle currentVCC = 5.5 V, Minimum cycle 360 320 300 mA ICC2 Standby current VIH = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high 4 4 4 mA ICC2 Standby current VIH = VCC – 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high 2 2 2 mA ICC3 Average refresh current (RAS only or CBR) VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR) 360 320 300 mA ICC4 Average page current VCC = 5.5 V, tPC = MIN, RAS low, CAS cycling 220 180 160 mA ‡ For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

TM124BBK32H, TM124BBK32I 1048576 BY 32-BIT TM248CBK32H, TM248CBK32I 2097152 BY 32-BIT DYNAMIC RAM MODULES SMMS679 – MARCH 1997 5POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251 –1443 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS † ’248CBK32H/I-50 ’248CBK32H/I-60 ’248CBK32H/I-70 UNITPARAMETER TEST CONDITIONS † MIN MAX MIN MAX MIN MAX UNIT VOH High-level output voltage IOH = – 5 mA 2.4 2.4 2.4 V VOL Low-level output voltage IOL = 4.2 mA 0.4 0.4 0.4 V II Input current (leakage) VCC = 5.5 V, V I = 0 V to 6.5 V, All other pins = 0 V to VCC ± 10 ± 10 ± 10 µA IO Output current (leakage) VCC = 5.5 V, VO = 0 V to VCC , CAS high ± 20 ± 20 ± 20 µA ICC1 Read- or write-cycle current (see Note 3) VCC = 5.5 V, Minimum cycle 368 328 308 mA ICC2 Standby current VIH = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high 8 8 8 mA ICC2 Standby current VIH = VCC – 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high 4 4 4 mA ICC3 Average refresh current (RAS only or CBR) (see Note 3) VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR) 720 640 600 mA ICC4 Average page current (see Note 4) VCC = 5.5 V, t PC = MIN, RAS low, CAS cycling 440 360 320 mA † For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions. NOTES: 3. Measured with a maximum of one address change while RAS = VIL 4. Measured with a maximum of one address change while CAS = VIH capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5) PARAMETER ’124BBK32H/I ’248CBK32H/I UNITPARAMETER MIN MAX MIN MAX UNIT C i(A) Input capacitance, A0–A9 10 20 pF C i(R) Input capacitance, RAS inputs 7 7 pF C i(C) Input capacitance, CAS inputs 7 14 pF C i(W) Input capacitance, W 14 28 pF C o(DQ) Output capacitance on DQ0–DQ31 7 14 pF NOTE 5: V CC = 5 V ± 0.5 V, and the bias on pins under test is 0 V.

TM124BBK32H, TM124BBK32I 1048576 BY 32-BIT TM248CBK32H, TM248CBK32I 2097152 BY 32-BIT DYNAMIC RAM MODULES SMMS679 – MARCH 1997

6 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251 –1443

switching characteristics over recommended ranges of supply voltage and operating free-air temperature PARAMETER ’124BBK32H/I-50 ’248CBK32H/I-50 ’124BBK32H/I-60 ’248CBK32H/I-60 ’124BBK32H/I-70 ’248CBK32H/I-70 UNIT MIN MAX MIN MAX MIN MAX tAA Access time from column address 25 30 35 ns tCAC Access time from CAS low 13 15 18 ns tRAC Access time from RAS low 50 60 70 ns tCPA Access time from column precharge 30 35 40 ns tCLZ CAS to output in the low-impedance state 0 0 0 ns tOH Output disable time from start of CAS high 3 3 3 ns tOFF Output disable time after CAS high (see Note 6) 0 13 0 15 0 18 ns NOTE 6: tOFF is specified when the output is no longer driven. timing requirements over recommended ranges of supply voltage and operating free-air temperature ’124BBK32H/I-50 ’248CBK32H/I-50 ’124BBK32H/I-60 ’248CBK32H/I-60 ’124BBK32H/I-70 ’248CBK32H/I-70 UNIT MIN MAX MIN MAX MIN MAX tRC Cycle time, random read or write (see Note 7) 90 110 130 ns tRWC Cycle time, read-write 131 155 181 ns tPC Cycle time, page-mode read or write (see Notes 7 and 8) 35 40 45 ns tRASP Pulse duration, page mode, RAS low 50 100 000 60 100 000 70 100 000 ns tRAS Pulse duration, nonpage mode, RAS low 50 10 000 60 10 000 70 10 000 ns tCAS Pulse duration, CAS low 13 10 000 15 10 000 18 10 000 ns tCP Pulse duration, CAS high 8 10 10 ns tRP Pulse duration, RAS high (precharge) 30 40 50 ns tWP Pulse duration, W low 10 10 10 ns tASC Setup time, column address before CAS low 0 0 0 ns tASR Setup time, row address before RAS low 0 0 0 ns tDS Setup time, data before CAS low 0 0 0 ns tRCS Setup time, W high before CAS low 0 0 0 ns tCWL Setup time, W low before CAS high 13 15 18 ns tRWL Setup time, W low before RAS high 13 15 18 ns tWCS Setup time, W low before CAS low 0 0 0 ns tCAH Hold time, column address after CAS low 10 10 15 ns tRHCP Hold time, RAS high from CAS precharge 30 35 40 ns tDH Hold time, data after CAS low 10 10 15 ns tRAH Hold time, row address after RAS low 8 10 10 ns tRCH Hold time, W high after CAS high (see Note 9) 0 0 0 ns tRRH Hold time, W high after RAS high (see Note 9) 0 0 0 ns NOTES: 7. All cycles assume tT = 5 ns. 8. To assure tPC min, tASC should be ≥ tCP . 9. Either tRRH or tRCH must be satisfied for a read cycle.

TM124BBK32H, TM124BBK32I 1048576 BY 32-BIT TM248CBK32H, TM248CBK32I 2097152 BY 32-BIT DYNAMIC RAM MODULES SMMS679 – MARCH 1997 7POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251 –1443 timing requirements over recommended ranges of supply voltage and operating free-air temperature ’124BBK32H/I-50 ’248CBK32H/I-50 ’124BBK32H/I-60 ’248CBK32H/I-60 ’124BBK32H/I-70 ’248CBK32H/I-70 UNIT MIN MAX MIN MAX MIN MAX tWCH Hold time, W low after CAS low 10 10 15 ns tCHR Delay time, RAS low to CAS high (CBR refresh only) 10 10 10 ns tCRP Delay time, CAS high to RAS low 5 5 5 ns tCSH Delay time, RAS low to CAS high 50 60 70 ns tCSR Delay time, CAS low to RAS low (CBR refresh only) 5 5 5 ns tRAD Delay time, RAS low to column address (see Note 10) 13 25 15 30 15 35 ns tRAL Delay time, column address to RAS high 25 30 35 ns tCAL Delay time, column address to CAS high 25 30 35 ns tRCD Delay time, RAS low to CAS low (see Note 10) 18 37 20 45 20 52 ns tRPC Delay time, RAS high to CAS low (CBR only) 5 5 5 ns tRSH Delay time, CAS low to RAS high 13 15 18 ns tREF Refresh time interval 16 16 16 ms tT Transition time 2 30 2 30 2 30 ns NOTE 10: The maximum value is specified only to ensure access time. device symbolization (TM124BBK32H/I illustrated) TM124BBK32H -SS YYMMT YY = Year Code MM = Month Code T = Assembly Site Code -SS = Speed Code NOTE A: Location of symbolization may vary.

TM124BBK32H, TM124BBK32I 1048576 BY 32-BIT TM248CBK32H, TM248CBK32I 2097152 BY 32-BIT DYNAMIC RAM MODULES SMMS679 – MARCH 1997

8 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251 –1443

BK (R-PSIM-N72) SINGLE-IN-LINE MEMORY MODULE 4040197/B 02/96 0.208 (5,28) MAX 0.400 (10,16) TYP 0.010 (0,25) MAX 0.054 (1,37) 1.005 (25,53) 0.995 (25,27) 0.047 (1,19) 0.360 (9,14) MAX (For Double-Sided SIMM) 4.255 (108,08) 4.245 (107,82) 0.125 (3,18) TYP 0.040 (1,02) TYP 0.120 (3,05) NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, license, warranty or endorsement thereof. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use. Resale of TI’s products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use. Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright  2001, Texas Instruments Incorporated