TL1963AKTTR

TL1963A TI | Alldatasheet

Document overview

• Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
• PDF pages: 41

Technical content

Output Current – A Dropout Voltage – mV TA = 25°C TA = 125°C Product Folder Sample & Buy T echnical Documents Tools & Software Support & Community TL1963A,TL1963A-15,TL1963A-18,TL1963A-25,TL1963A-33 SLVS719G –JUNE 2008–REVISED JANUARY 2015 TL1963A-xx1.5-ALow-NoiseFast-Transient-ResponseLow-DropoutRegulator

1 Features 3 Description

The TL1963A-xx devices are low-dropout (LDO) 1• Optimized for Fast Transient Response regulators optimized for fast transient response. The• Output Current: 1.5 A device can supply 1.5 A of output current with a

• Dropout Voltage: 340 mV dropout voltage of 340 mV. Operating quiescent current is 1 mA, dropping to less than 1 μA in• Low Noise: 40 μVRMS (10 Hz to 100 kHz) shutdown. Quiescent current is well controlled; it does• 1-mA Quiescent Current not rise in dropout as with many other regulators. In• No Protection Diodes Needed addition to fast transient response, the TL1963A-xx regulators have very low output noise, which makes• Controlled Quiescent Current in Dropout
• Adjustable Output from 1.21 V to 20 V (TL1963A Device Information(1) Only) PART NUMBER PACKAGE BODY SIZE (NOM)
• Less Than 1-μA Quiescent Current in Shutdown SOT (6) 6.50 mm × 3.50 mm TL1963A• Stable With 10-μF Ceramic Output Capacitor TO-263 (5) 10.16 mm × 8.42 mm
• Reverse-Battery Protection SOT (6) 6.50 mm × 3.50 mm• Reverse-Current Protection TL1963A-15 SOT (4) TO-263 (5) 10.16 mm × 8.42 mm

2 Applications SOT (6)

6.50 mm × 3.50 mm• Industrial TL1963A-18 SOT (4)

• Wireless Infrastructure TO-263 (5) 10.16 mm × 8.42 mm SOT (6)• Radio-Frequency Systems 6.50 mm × 3.50 mm TL1963A-25 SOT (4)• 3.3-V to 2.5-V Logic Power Supplies TO-263 (5) 10.16 mm × 8.42 mm• Post Regulator for Switching Supplies SOT (6) 6.50 mm × 3.50 mm TL1963A-33 SOT (4) TO-263 (5) 10.16 mm × 8.42 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. Simplified Schematic Dropout Voltage vs Output Current An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

TL1963A,TL1963A-15,TL1963A-18,TL1963A-25,TL1963A-33 SLVS719G –JUNE 2008–REVISED JANUARY 2015 www.ti.com Table of Contents

4 Revision History

Changes from Revision F (January 2014) to Revision G Page

• Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and

2 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

Product Folder Links: TL1963A TL1963A-15 TL1963A-18 TL1963A-25 TL1963A-33

(TOP VIEW) DCQ PACKAGE (TOP VIEW)1 GND IN SHDN SENSE/ADJ OUT GND OUT IN GND GND DCY PACKAGE (TOP VIEW) TL1963A,TL1963A-15,TL1963A-18,TL1963A-25,TL1963A-33 www.ti.com SLVS719G –JUNE 2008–REVISED JANUARY 2015

5 Description (continued)

Output voltage range is from 1.21 V to 20 V. The TL1963A-xx regulators are stable with output capacitance as low as 10 μF. Small ceramic capacitors can be used without the necessary addition of ESR as is common with other regulators. Internal protection circuitry includes reverse-battery protection, current limiting, thermal limiting, and as an adjustable device with a 1.21-V reference voltage.

6 Device Comparison Table

DEVICE OUTPUT VOLTAGE PIN 5 (DCQ AND KTT ONLY) TL1963A Adjustable ADJ TL1963A-15 1.5 V SENSE TL1963A-18 1.8 V SENSE TL1963A-25 2.5 V SENSE TL1963A-33 3.3 V SENSE

7 Pin Configuration and Functions

Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback 3 Product Folder Links: TL1963A TL1963A-15 TL1963A-18 TL1963A-25 TL1963A-33

TL1963A,TL1963A-15,TL1963A-18,TL1963A-25,TL1963A-33 SLVS719G –JUNE 2008–REVISED JANUARY 2015 www.ti.com Pin Functions PIN I/O DESCRIPTION NAME DCQ DCY KTT Adjust. For the adjustable TL1963A, this is the input to the error amplifier. This pin is clamped ADJ 5 — 5 I internally to ±7 V. It has a bias current of 3 μA that flows into the pin. The ADJ pin voltage is 1.21 V referenced to ground, and the output voltage range is 1.21 V to 20 V. GND 3, 6 2, 4 3 — Ground Input. Power is supplied to the device through the IN pin. A bypass capacitor is required on this pin if the device is more than six inches away from the main input filter capacitor. In general, the output impedance of a battery rises with frequency, so it is advisable to include a bypass capacitor in battery-powered circuits. A bypass capacitor (ceramic) in the range of IN 2 1 2 I 1 μF to 10 μF is sufficient. The TL1963A-xx regulators are designed to withstand reverse voltages on the IN pin with respect to ground and the OUT pin. In the case of a reverse input, which can happen if a battery is plugged in backwards, the device acts as if there is a diode in series with its input. There is no reverse-current flow into the regulator, and no reverse voltage appears at the load. The device protects both itself and the load. Output. The output supplies power to the load. A minimum output capacitor (ceramic) of OUT 4 3 4 O 10 μF is required to prevent oscillations. Larger output capacitors are required for applications with large transient loads to limit peak voltage transients. Sense. For fixed voltage versions of the TL1963A-xx (TL1963A-1.5, TL1963A-1.8, TL1963A- 2.5, and TL1963A-3.3), the SENSE pin is the input to the error amplifier. Optimum regulation is obtained at the point where the SENSE pin is connected to the OUT pin of the regulator. In critical applications, small voltage drops are caused by the resistance (RP) of PC traces between the regulator and the load. These may be eliminated by connecting the SENSE pinSENSE 5 — 5 I to the output at the load as shown in Figure 32. Note that the voltage drop across the external PCB traces adds to the dropout voltage of the regulator. The SENSE pin bias current is 600 μA at the rated output voltage. The SENSE pin can be pulled below ground (as in a dual supply system in which the regulator load is returned to a negative supply) and still allow the device to start and operate. Shutdown. The SHDN pin is used to put the TL1963A-xx regulators into a low-power shutdown state. The output is off when the SHDN pin is pulled low. The SHDN pin can be driven either by 5-V logic or open-collector logic with a pullup resistor. The pullup resistor is SHDN 1 — 1 I required to supply the pullup current of the open-collector gate, normally several microamperes, and the SHDN pin current, typically 3 μA. If unused, the SHDN pin must be connected to VIN. The device is in the low-power shutdown state if the SHDN pin is not connected. Thermal For the KTT package, the exposed thermal pad is connected to ground and must be soldered— — — —Pad to the PCB for rated thermal performance.

4 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

Product Folder Links: TL1963A TL1963A-15 TL1963A-18 TL1963A-25 TL1963A-33

TL1963A,TL1963A-15,TL1963A-18,TL1963A-25,TL1963A-33 www.ti.com SLVS719G –JUNE 2008–REVISED JANUARY 2015

8 Specifications

8.1 Absolute Maximum Ratings

over operating virtual-junction temperature range (unless otherwise noted) (1) MIN MAX UNIT IN –20 20 OUT –20 20 Input-to-output differential(2) –20 20 Input voltage, VIN V SENSE –20 20 ADJ –7 7 SHDN –20 20 Output short-circuit duration, tshort Indefinite Maximum lead temperature (10-s soldering time), Tlead 300 °C Maximum junction temperature, TJMAX 125 °C Storage temperature, Tstg –65 150 °C (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to conditions beyond the recommended operating maximum for extended periods may affect device reliability. (2) Absolute maximum input-to-output differential voltage cannot be achieved with all combinations of rated IN pin and OUT pin voltages. With the IN pin at 20 V, the OUT pin may not be pulled below 0 V. The total measured voltage from IN to OUT can not exceed ±20 V.

8.2 ESD Ratings

Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±2000 V(ESD) Electrostatic discharge VCharged-device model (CDM), per JEDEC specification JESD22- ±1000 C101(2) (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) MIN MAX UNIT VIN Input voltage range(1) VOUT + VDO 20 V VIH SHDN High-Level Input Voltage 2 20 V VIL SHDN Low-Level Input Voltage 0.25 V TJ Recommended operating junction temperature range –40 125 °C (1) TL1963A, TL1963A-15, and TL1963A-18 may require a higher minimum input voltage under some output voltage/load conditions as indicated under Electrical Characteristics.

8.4 Thermal Information

THERMAL METRIC(1)(2) KTT DCQ DCY UNIT

5 PINS 6 PINS 4 PINS

RθJA Junction-to-ambient thermal resistance 32.9 50.5 57.9 RθJC(top) Junction-to-case (top) thermal resistance 37.6 31.1 38.6 RθJB Junction-to-board thermal resistance 18.9 5.1 7.1 °C/W ψJT Junction-to-top characterization parameter 5.7 1.0 1.7 ψJB Junction-to-board characterization parameter 17.3 5.0 7.0 RθJC(bot) Junction-to-case (bottom) thermal resistance 1.0 — — (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. (2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator. Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback 5 Product Folder Links: TL1963A TL1963A-15 TL1963A-18 TL1963A-25 TL1963A-33

TL1963A,TL1963A-15,TL1963A-18,TL1963A-25,TL1963A-33 SLVS719G –JUNE 2008–REVISED JANUARY 2015 www.ti.com

8.5 Electrical Characteristics

Over recommended operating temperature range TJ = –40 to 125 °C (unless otherwise noted)(1) PARAMETER TEST CONDITIONS TJ MIN TYP(2) MAX UNIT ILOAD = 0.5 A 25°C 1.9 VIN Minimum input voltage(3)(4) V ILOAD = 1.5 A Full range 2.1 2.5 VIN = 2.21 V, ILOAD = 1 mA 25°C 1.477 1.5 1.523 VIN = 2.3 V, ILOAD = 1 mA 25°C 1.773 1.8 1.827 VOUT Regulated output voltage(5) V VIN = 3 V, ILOAD = 1 mA 25°C 2.462 2.5 2.538 VIN = 3.8 V, ILOAD = 1 mA 25°C 3.25 3.3 3.35 VIN = 2.21 V, ILOAD = 1 mA 25°C 1.192 1.21 1.228 ΔVIN = 2.21 V to 20 V,TL1963A-15 Full range 2 6ILOAD = 1 mA ΔVIN = 2.3 V to 20 V,TL1963A-18 Full range 2.5 7ILOAD = 1 mA ΔVIN = 3 V to 20 V,Line regulation TL1963A-25 Full range 3 10 mVILOAD = 1 mA ΔVIN = 3.8 V to 20 V,TL1963A-33 Full range 3.5 10ILOAD = 1 mA ΔVIN = 2.21 V to 20 V,TL1963A(3) Full range 1.5 5ILOAD = 1 mA 25°C 2 9VIN = 2.5 V,TL1963A-15 ΔILOAD = 1 mA to 1.5 A Full range 18 25°C 2 10VIN = 2.8 V,TL1963A-18 ΔILOAD = 1 mA to 1.5 A Full range 20 25°C 2.5 15VIN = 3.5 V,Load regulation TL1963A-25 mVΔILOAD = 1 mA to 1.5 A Full range 30 25°C 3 20VIN = 4.3 V,TL1963A-33 ΔILOAD = 1 mA to 1.5 A Full range 70 25°C 2 8VIN = 2.5 V,TL1963A(3) ΔILOAD = 1 mA to 1.5 A Full range 18 (1) The TL1963A-xx regulators are tested and specified under pulse load conditions such that TJ ≉ TA. They are fully tested at TA = 25°C. Performance at –40 and 125°C is specified by design, characterization, and correlation with statistical process controls. (2) Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material. (3) The TL1963A is tested and specified for these conditions with the ADJ pin connected to the OUT pin. (4) For the TL1963A, TL1963A-15 and TL1963A-18, dropout voltages are limited by the minimum input voltage specification under some output voltage/load conditions. (5) Operating conditions are limited by maximum junction temperature. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current, the input voltage range must be limited.

6 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

Product Folder Links: TL1963A TL1963A-15 TL1963A-18 TL1963A-25 TL1963A-33

TL1963A,TL1963A-15,TL1963A-18,TL1963A-25,TL1963A-33 www.ti.com SLVS719G –JUNE 2008–REVISED JANUARY 2015 Electrical Characteristics (continued) Over recommended operating temperature range TJ = –40 to 125 °C (unless otherwise noted)(1) PARAMETER TEST CONDITIONS TJ MIN TYP(2) MAX UNIT 25°C 0.02 0.06 ILOAD = 1 mA Full range 0.1 25°C 0.1 0.17 ILOAD = 100 mA Full range 0.22Dropout voltage(4)(6)(7) VDO VVIN = VOUT(NOMINAL) 25°C 0.19 0.27 ILOAD = 500 mA Full range 0.35 25°C 0.34 0.45 ILOAD = 1.5 A Full range 0.55 ILOAD = 0 mA Full range 1 1.5 ILOAD = 1 mA Full range 1.1 1.6 GND pin current(7)(8) IGND ILOAD = 100 mA Full range 3.8 5.5 mAVIN = VOUT(NOMINAL) + 1 ILOAD = 500 mA Full range 15 25 ILOAD = 1.5 A Full range 80 120 COUT = 10 μF, ILOAD = 1.5 A,eN Output voltage noise 25°C 40 μVRMSBW = 10 Hz to 100 kHz IADJ ADJ pin bias current(3)(9) 25°C 3 10 μA VOUT = OFF to ON Full range 0.9 2 Shutdown threshold V VOUT = ON to OFF Full range 0.25 0.75 V SHDN = 0 V 25°C 0.01 1 I SHDN SHDN pin current μA V SHDN = 20 V 25°C 3 30 Quiescent current in shutdown VIN = 6 V, V SHDN = 0 V 25°C 0.01 1 μA VIN – VOUT = 1.5 V (avg), VRIPPLE = 0.5 VP-P,Ripple rejection 25°C 55 63 dBfRIPPLE = 120 Hz, ILOAD = 0.75 A VIN = 7 V, VOUT = 0 V 25°C 2 ILIMIT Current limit A VIN = VOUT(NOMINAL) + 1 Full range 1.6 IIL Input reverse leakage current VIN = –20 V, VOUT = 0 V Full range 1 μA TL1963A-15 VOUT = 1.5 V, VIN < 1.5 V 25°C 600 1200 TL1963A-18 VOUT = 1.8 V, VIN < 1.8 V 25°C 600 1200 IRO Reverse output current(10) TL1963A-25 VOUT = 2.5 V, VIN < 2.5 V 25°C 600 1200 μA TL1963A-33 VOUT = 3.3 V, VIN < 3.3 V 25°C 600 1200 TL1963A VOUT = 1.21 V, VIN < 1.21 V 25°C 300 600 (6) Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage is equal to: VIN – VDROPOUT. (7) To satisfy requirements for minimum input voltage, the TL1963A is tested and specified for these conditions with an external resistor divider (two 4.12-kΩ resistors) for an output voltage of 2.4 V. The external resistor divider adds a 300-µA DC load on the output. (8) GND pin current is tested with VIN = (VOUT(NOMINAL) + 1 V) and a current source load. The GND pin current decreases at higher input voltages. (9) ADJ pin bias current flows into the ADJ pin. (10) Reverse output current is tested with the IN pin grounded and the OUT pin forced to the rated output voltage. This current flows into the OUT pin and out the GND pin. Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback 7 Product Folder Links: TL1963A TL1963A-15 TL1963A-18 TL1963A-25 TL1963A-33

8.6 Typical Characteristics

Typical characteristics apply to all TL1963A-xx devices unless otherwise noted. Figure 2. Dropout Voltage vs TemperatureFigure 1. Dropout Voltage vs Output Current Figure 4. TL1963A-18 Output Voltage vs TemperatureFigure 3. Quiescent Current vs Temperature Figure 5. TL1963A-25 Output Voltage vs Temperature Figure 6. TL1963A-33 Output Voltage vs Temperature

8 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

Typical characteristics apply to all TL1963A-xx devices unless otherwise noted. Figure 14. Quiescent Current in Shutdown vs Input VoltageFigure 13. Ground Current vs Output Current Figure 16. SHDN Pin Current (ISHDN) vs SHDN Input VoltageFigure 15. SHDN Pin Current (ISHDN) vs Temperature Figure 17. SHDN Threshold (OFF to ON) vs Temperature Figure 18. SHDN Threshold (ON to OFF) vs Temperature

10 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

Typical characteristics apply to all TL1963A-xx devices unless otherwise noted. Figure 26. Output Noise Voltage vs FrequencyFigure 25. Load Regulation vs Temperature Figure 27. Load Transient Response Figure 28. Load Transient Response Figure 29. Line Transient response

12 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

TL1963A,TL1963A-15,TL1963A-18,TL1963A-25,TL1963A-33 www.ti.com SLVS719G –JUNE 2008–REVISED JANUARY 2015

9 Detailed Description

9.1 Overview

The TL1963A-xx series are 1.5-A low-dropout regulators optimized for fast transient response. The devices can supply 1.5 A at a dropout voltage of 340 mV. The low operating quiescent current (1 mA) drops to less than 1 μA in shutdown. In addition to the low quiescent current, the TL1963A-xx regulators incorporate several protection features that make them ideal for use in battery-powered systems. The devices are protected against both reverse input and reverse output voltages. In battery-backup applications where the output can be held up by a backup battery when the input is pulled to ground, the TL1963A-xx acts as if it has a diode in series with its output and prevents reverse-current flow. Additionally, in dual-supply applications where the regulator load is returned to a negative supply, the output can be pulled below ground by as much as (20 V – VIN) and still allow the device to start and operate.

9.2 Functional Block Diagram

9.3 Feature Description

9.3.1 Overload Recovery

Like many IC power regulators, the TL1963A-xx has safe operating area protection. The safe area protection decreases the current limit as input-to-output voltage increases and keeps the power transistor inside a safe operating region for all values of input-to-output voltage. The protection is designed to provide some output current at all values of input-to-output voltage up to the device breakdown. When power is first turned on, as the input voltage rises, the output follows the input, allowing the regulator to start up into very heavy loads. During start-up, as the input voltage is rising, the input-to-output voltage differential is small, allowing the regulator to supply large output currents. With a high input voltage, a problem can occur wherein removal of an output short does not allow the output voltage to recover. Other regulators also exhibit this phenomenon, so it is not unique to the TL1963A-xx. Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback 13 Product Folder Links: TL1963A TL1963A-15 TL1963A-18 TL1963A-25 TL1963A-33

TL1963A,TL1963A-15,TL1963A-18,TL1963A-25,TL1963A-33 SLVS719G –JUNE 2008–REVISED JANUARY 2015 www.ti.com Feature Description (continued) The problem occurs with a heavy output load when the input voltage is high and the output voltage is low. Common situations occur immediately after the removal of a short circuit or when the shutdown pin is pulled high after the input voltage has already been turned on. The load line for such a load may intersect the output current curve at two points. If this happens, there are two stable output operating points for the regulator. With this double intersection, the input power supply may need to be cycled down to zero and brought up again to make the output recover.

9.3.2 Output Voltage Noise

The TL1963A-xx regulators have been designed to provide low output voltage noise over the 10-Hz to 100-kHz bandwidth while operating at full load. Output voltage noise is typically 35 nV/√Hz over this frequency bandwidth for the TL1963A (adjustable version). For higher output voltages (generated by using a resistor divider), the output voltage noise is gained up accordingly. This results in RMS noise over the 10-Hz to 100-kHz bandwidth of 14 μVRMS for the TL1963A, increasing to 38 μVRMS for the TL1963A-33. Higher values of output voltage noise may be measured when care is not exercised with regard to circuit layout and testing. Crosstalk from nearby traces can induce unwanted noise onto the output of the TL1963A-xx. Power- supply ripple rejection must also be considered; the TL1963A-xx regulators do not have unlimited power-supply rejection and pass a small portion of the input noise through to the output.

9.3.3 Protection Features

The TL1963A-xx regulators incorporate several protection features which make them ideal for use in battery- powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the devices are protected against reverse input voltages, reverse output voltages and reverse voltages from output to input. Current limit protection and thermal overload protection are intended to protect the device against current overload conditions at the output of the device. For normal operation, the junction temperature should not exceed 125°C. The input of the device withstands reverse voltages of 20 V. Current flow into the device is limited to less than 1 mA (typically less than 100 μA), and no negative voltage appears at the output. The device protects both itself and the load. This provides protection against batteries that can be plugged in backward. The output of the TL1963A-xx can be pulled below ground without damaging the device. If the input is left open circuit or grounded, the output can be pulled below ground by 20 V. For fixed voltage versions, the output acts like a large resistor, typically 5 kΩ or higher, limiting current flow to typically less than 600 μA. For adjustable versions, the output acts like an open circuit; no current flows out of the pin. If the input is powered by a voltage source, the output sources the short-circuit current of the device and protects itself by thermal limiting. In this case, grounding the SHDN pin turns off the device and stops the output from sourcing the short-circuit current. The ADJ pin of the adjustable device can be pulled above or below ground by as much as 7 V without damaging the device. If the input is left open circuit or grounded, the ADJ pin acts like an open circuit when pulled below ground and like a large resistor (typically 5 kΩ) in series with a diode when pulled above ground. In situations where the ADJ pin is connected to a resistor divider that would pull the ADJ pin above its 7-V clamp voltage if the output is pulled high, the ADJ pin input current must be limited to less than 5 mA. For example, a resistor divider is used to provide a regulated 1.5-V output from the 1.21-V reference when the output is forced to 20 V. The top resistor of the resistor divider must be chosen to limit the current into the ADJ pin to less than 5 mA when the ADJ pin is at 7 V. The 13-V difference between OUT and ADJ divided by the 5-mA maximum current into the ADJ pin yields a minimum top resistor value of 2.6 kΩ. In circuits where a backup battery is required, several different input/output conditions can occur. The output voltage may be held up while the input is either pulled to ground, pulled to some intermediate voltage, or is left open circuit. When the IN pin of the TL1963A-xx is forced below the OUT pin or the OUT pin is pulled above the IN pin, input current typically drops to less than 2 μA. This can happen if the input of the device is connected to a discharged (low voltage) battery and the output is held up by either a backup battery or a second regulator circuit. The state of the SHDN pin has no effect on the reverse output current when the output is pulled above the input.

14 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

Product Folder Links: TL1963A TL1963A-15 TL1963A-18 TL1963A-25 TL1963A-33

9.4 Device Functional Modes

Table 1. Device States

validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Output Capacitance and Transient Response

expensive and is available in higher values. induced by vibrations in the system or thermal transients.

10.2 Typical Applications

10.2.1 Adjustable Output Operation

NOTE: All capacitors are ceramic. Figure 30. Adjustable Output Voltage Operation

16 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

10.2.1.1 Design Requirements

Table 2. Design Parameters

10.2.1.2 Detailed Design Procedure

output voltage can be calculated using Equation 1. Since 16.53 mV is only 0.7% of the 2.5 V output voltage, the load regulation will meet the design requirements.

10.2.1.2.1 Fixed Operation

configuration for a fixed output voltage of 1.21 V. Figure 31. 3.3-V to 2.5-V Regulator output and the load. This becomes more crucial with higher load currents.

Figure 32. Kelvin Sense Connection

10.2.1.3 Application Curve

Figure 33. 1-A Load Transient Response (COUT = 10 uF)

18 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

10.2.2 Paralleling Regulators for Higher Output Current

NOTE: All capacitors are ceramic. Figure 34. Paralleling Regulators For Higher Output Current

10.2.2.1 Design Requirements

Table 3. Design Parameters

10.2.2.2 Detailed Design Procedure

control the feedback loop of the adjustable regulator in order to balance the current between the two regulators.

Once the R5 and R7 parallel resistance in calculated, the value for R6 can be found using Equation 7. In the case where the TL1963A-33 is sourcing more current than TL1963A, the comparator output will go high. more current. The TL1963A-33 will then react by sourcing less current to try and keep the output from rising.

10.2.2.3 Application Curve

Figure 35. Parallel Regulators Sharing Load Current

20 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

TL1963A,TL1963A-15,TL1963A-18,TL1963A-25,TL1963A-33 www.ti.com SLVS719G –JUNE 2008–REVISED JANUARY 2015

11 Power Supply Recommendations

The device is designed to operate with an input voltage supply up to 20 V. The minimum input voltage should provide adequate headroom greater than the dropout voltage in order for the device to have a regulated output. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

12 Layout

12.1 Layout Guidelines

• For best performance, all traces should be as short as possible.
• Use wide traces for IN, OUT, and GND to minimize the parasitic electrical effects.
• A minimum output capacitor of 10 μF with an ESR of 3 Ω or less is recommended to prevent oscillations. X5R and X7R dielectrics are preferred.
• Place the Output Capacitor as close as possible to the OUT pin of the device.
• The tab of the DCQ package should be connected to ground.
• The exposed thermal pad of the KTT package should be connected to a wide ground plane for effective heat dissipation. Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback 21 Product Folder Links: TL1963A TL1963A-15 TL1963A-18 TL1963A-25 TL1963A-33

12.2 Layout Example

Figure 36. TO-263 Layout Example (KTT)

22 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

Figure 37. 6SOT-223 Layout Example (DCQ)

Figure 38. 4SOT-223 Layout Example (DCY)

12.3 Thermal Considerations

• Output current multiplied by the input/output voltage differential: IOUT(VIN – VOUT)
• GND pin current multiplied by the input voltage: IGNDVIN The GND pin current can be found using the GND Pin Current graphs in Typical Characteristics. Power dissipation is equal to the sum of the two components listed above.

24 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

°C. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. Additional heat sources mounted nearby must also be considered. heat generated by power devices. in still air on 1/16" FR-4 board with 1-oz copper. Table 4. Thermal Data for KTT Package (5-Pin TO-263) (1) Device is mounted on topside.

12.3.1 Calculating Junction Temperature

• IOUT(MAX) = 500 mA
• VIN(MAX) = 6 V
• IGND at (IOUT = 500 mA, VIN = 6 V) = 10 mA (14) So, P = 500 mA × (6 V – 3.3 V) + 10 mA × 6 V = 1.41 W (15) Using a KTT package, the thermal resistance is in the range of 23°C/W to 33°C/W, depending on the copper area. So the junction temperature rise above ambient is approximately equal to: The junction temperature rise can then be added to the maximum ambient temperature to find the operating junction temperature (TJ): Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback 25 Product Folder Links: TL1963A TL1963A-15 TL1963A-18 TL1963A-25 TL1963A-33

13 Device and Documentation Support

13.1 Related Links

resources, tools and software, and quick access to sample or buy. Table 5. Related Links

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution

during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

26 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

www.ti.com 26-Oct-2024 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead finish/ Ball material (6) MSL Peak Temp (3) Op Temp (°C) Device Marking (4/5) Samples TL1963A-15DCQR ACTIVE SOT-223 DCQ 6 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 1963A-15 Samples TL1963A-15DCQT ACTIVE SOT-223 DCQ 6 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 1963A-15 Samples TL1963A-15DCYR ACTIVE SOT-223 DCY 4 2500 RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TF Samples TL1963A-15DCYT ACTIVE SOT-223 DCY 4 250 RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TF Samples TL1963A-15KTTR ACTIVE DDPAK/ TO-263 KTT 5 500 RoHS & Green SN Level-3-245C-168 HR -40 to 125 TL1963A-15 Samples TL1963A-18DCQR ACTIVE SOT-223 DCQ 6 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 1963A-18 Samples TL1963A-18DCQT ACTIVE SOT-223 DCQ 6 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 1963A-18 Samples TL1963A-18DCYR ACTIVE SOT-223 DCY 4 2500 RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TG Samples TL1963A-18KTTR ACTIVE DDPAK/ TO-263 KTT 5 500 RoHS & Green SN Level-3-245C-168 HR -40 to 125 TL1963A-18 Samples TL1963A-25DCQR ACTIVE SOT-223 DCQ 6 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 1963A-25 Samples TL1963A-25DCQT ACTIVE SOT-223 DCQ 6 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 1963A-25 Samples TL1963A-25DCYR ACTIVE SOT-223 DCY 4 2500 RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TH Samples TL1963A-25DCYT ACTIVE SOT-223 DCY 4 250 RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TH Samples TL1963A-25KTTR ACTIVE DDPAK/ TO-263 KTT 5 500 RoHS & Green SN Level-3-245C-168 HR -40 to 125 TL1963A-25 Samples TL1963A-33DCQR ACTIVE SOT-223 DCQ 6 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 1963A-33 Samples TL1963A-33DCQRG4 ACTIVE SOT-223 DCQ 6 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR 1963A-33 Samples TL1963A-33DCQT ACTIVE SOT-223 DCQ 6 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 1963A-33 Samples TL1963A-33DCYR ACTIVE SOT-223 DCY 4 2500 RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TJ Samples TL1963A-33KTTR ACTIVE DDPAK/ TO-263 KTT 5 500 RoHS & Green SN Level-3-245C-168 HR -40 to 125 TL1963A-33 Samples Addendum-Page 1

www.ti.com 26-Oct-2024 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead finish/ Ball material (6) MSL Peak Temp (3) Op Temp (°C) Device Marking (4/5) Samples TL1963ADCQR ACTIVE SOT-223 DCQ 6 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TL1963A Samples TL1963ADCQRG4 ACTIVE SOT-223 DCQ 6 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR TL1963A Samples TL1963ADCQT ACTIVE SOT-223 DCQ 6 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TL1963A Samples TL1963AKTTR ACTIVE DDPAK/ TO-263 KTT 5 500 RoHS & Green SN Level-3-245C-168 HR -40 to 125 TL1963A Samples TL1963AKTTRG3 ACTIVE DDPAK/ TO-263 KTT 5 500 RoHS & Green SN Level-3-245C-168 HR -40 to 125 TL1963A Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and Addendum-Page 2

www.ti.com 26-Oct-2024 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF TL1963A :

• Automotive : TL1963A-Q1 NOTE: Qualified Version Definitions:
• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects Addendum-Page 3

PACKAGE MATERIALS INFORMATION www.ti.com 27-Oct-2024 TAPE AND REEL INFORMATION Reel Width (W1) REEL DIMENSIONS A0B0K0WDimension designed to accommodate the component lengthDimension designed to accommodate the component thicknessOverall width of the carrier tapePitch between successive cavity centersDimension designed to accommodate the component width TAPE DIMENSIONSK0 P1B0WA0Cavity QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE Pocket QuadrantsSprocket HolesQ1Q1Q2Q2Q3Q3Q4Q4User Direction of Feed P1ReelDiameter *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) (mm) (mm) (mm) (mm) W (mm) Pin1 Quadrant TL1963A-15KTTR DDPAK/ TO-263 TL1963A-18KTTR DDPAK/ TO-263 TL1963A-25KTTR DDPAK/ TO-263 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 27-Oct-2024 Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) (mm) (mm) (mm) (mm) W (mm) Pin1 Quadrant TL1963A-33KTTR DDPAK/ TO-263 TL1963AKTTR DDPAK/ TO-263 Pack Materials-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 27-Oct-2024 TAPE AND REEL BOX DIMENSIONS Width (mm) W LH *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TL1963A-15DCQR SOT-223 DCQ 6 2500 346.0 346.0 41.0 TL1963A-15DCQT SOT-223 DCQ 6 250 180.0 180.0 85.0 TL1963A-15DCYR SOT-223 DCY 4 2500 340.0 340.0 38.0 TL1963A-15DCYT SOT-223 DCY 4 250 190.0 190.0 30.0 TL1963A-15KTTR DDPAK/TO-263 KTT 5 500 340.0 340.0 38.0 TL1963A-18DCQR SOT-223 DCQ 6 2500 346.0 346.0 41.0 TL1963A-18DCQT SOT-223 DCQ 6 250 180.0 180.0 85.0 TL1963A-18DCYR SOT-223 DCY 4 2500 340.0 340.0 38.0 TL1963A-18KTTR DDPAK/TO-263 KTT 5 500 340.0 340.0 38.0 TL1963A-25DCQR SOT-223 DCQ 6 2500 346.0 346.0 41.0 TL1963A-25DCQT SOT-223 DCQ 6 250 180.0 180.0 85.0 TL1963A-25DCYR SOT-223 DCY 4 2500 340.0 340.0 38.0 TL1963A-25DCYT SOT-223 DCY 4 250 190.0 190.0 30.0 TL1963A-25KTTR DDPAK/TO-263 KTT 5 500 340.0 340.0 38.0 TL1963A-33DCQR SOT-223 DCQ 6 2500 346.0 346.0 41.0 TL1963A-33DCQRG4 SOT-223 DCQ 6 2500 346.0 346.0 41.0 TL1963A-33DCQT SOT-223 DCQ 6 250 180.0 180.0 85.0 TL1963A-33DCYR SOT-223 DCY 4 2500 340.0 340.0 38.0 Pack Materials-Page 3

PACKAGE MATERIALS INFORMATION www.ti.com 27-Oct-2024 Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TL1963A-33KTTR DDPAK/TO-263 KTT 5 500 340.0 340.0 38.0 TL1963ADCQR SOT-223 DCQ 6 2500 346.0 346.0 29.0 TL1963ADCQRG4 SOT-223 DCQ 6 2500 346.0 346.0 29.0 TL1963ADCQT SOT-223 DCQ 6 250 180.0 180.0 85.0 TL1963AKTTR DDPAK/TO-263 KTT 5 500 340.0 340.0 38.0 Pack Materials-Page 4

MPDS094A – APRIL 2001 – REVISED JUNE 2002 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 DCY (R-PDSO-G4) PLASTIC SMALL-OUTLINE 4202506/B 06/2002 6,30 (0.248) 6,70 (0.264) 2,90 (0.114) 3,10 (0.122) 6,70 (0.264) 3,30 (0.130) 0,02 (0.0008) 0,10 (0.0040) 1,50 (0.059) 1,70 (0.067) 0,23 (0.009) 0,35 (0.014) 1 2 3 0,66 (0.026) 0,84 (0.033) 1,80 (0.071) MAX Seating Plane 0°–10° Gauge Plane 0,75 (0.030) MIN 0,25 (0.010) 0,08 (0.003) 0,10 (0.004) M 2,30 (0.091) NOTES: A. All linear dimensions are in millimeters (inches). B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion. D. Falls within JEDEC TO-261 Variation AA.

www.ti.com PACKAGE OUTLINE C 7.26 6.86 5.08 5X 0.51 0.41 1.27 TYP 3.05

2.951.8 MAX

0.10 0.02 0.32 0.24 0.25 GAGE PLANE A 6.6 6.4 NOTE 3 B3.6 3.4 NOTE 3 1.14 0.910 -8 TYP (1.6) SOT - 1.8 mm max heightDCQ0006A PLASTIC SMALL OUTLINE 4214845/C 11/2021 NOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

0.1 C A B

0.08 SCALE 2.000

www.ti.com EXAMPLE BOARD LAYOUT 5X (2.05) 5X (0.65)

0.2 TYP

0.07 MAX

0.07 MIN

(6) (2.05) (3.2) 4X (1.27) (R0.05) TYP (1.35) (0.775) TYP SOT - 1.8 mm max heightDCQ0006A PLASTIC SMALL OUTLINE 4214845/C 11/2021 NOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site. 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASK DETAILS LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE: 10X SYMM PKG METALSOLDER MASK OPENING EXPOSED METAL SOLDER MASK OPENING METAL UNDER SOLDER MASK EXPOSED METAL

www.ti.com EXAMPLE STENCIL DESIGN (6) (1.27) TYP (R0.05) TYP 5X (2.05) 5X (0.65) (0.755) 4X (1.31) 4X (0.92) (0.56) TYP SOT - 1.8 mm max heightDCQ0006A PLASTIC SMALL OUTLINE 4214845/C 11/2021 NOTES: (continued) 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE: 10X SYMM SYMM

IMPORTANT NOTICE AND DISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated