TEC2200-12-074XA

TEC2200-12-074XA BEL | Alldatasheet

Document overview

• Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
• PDF pages: 43

Technical content

TEC2200-12-074xA is a 2200 W Common Redundant Power Supply (CRPS) power supply that converts standard AC mains power or High Voltage DC bus voltages (HVDC) into a main output of 12 VDC for powering systems using distributed power architectures. The power supply is hot-swappable and supports N+1 redundant architecture. The high-power density helps to improve the overall system efficiency and enhance system reliability. The full digital control facilitates remote set-up, monitoring and control. TEC2200-12-074xA offers multiple protections including overvoltage, overtemperature, overcurrent, overpower & short circuit protection. This power supply meets international safety standards and displays the CE-Mark for the European Low Voltage Directive (LVD).

• 80 PLUS Titanium Efficiency
• Input Voltage Range 90 – 264 VAC / 180 – 300 VDC
• Nominal Output Voltage 12 VDC
• Standby Output 12 VSB (2.1 A)
• Output Power up to 2200 W
• Intel Standard CRPS Form Factor
• Dimensions: 185 x 73.5 x 40 mm (7.28 x 2.89 x 1.57 in)
• High Power Density
• UL/CSA 62368-1, EN/IEC 62368-1 Certified (Pending Approval)
• Supports N+1 Redundancy, Cold Redundancy, Internal ORing
• Black Box Recorder, Bootloader
• Clockwise and Counter-Clockwise Fan Rotation
• Supports Power Management Bus Communication Protocol
• Networking Switches
• Servers & Routers
• Telecommunications

2 TEC2200-12-074xA

tech.support@psbel.com

1 ORDERING INFORMATION

Product Family Power Level Dash V1 Output Dash Width Airflow Input TEC Front-Ends 2200 W 12 V 73.5 mm N: Normal R: Reverse A: AC

2 INPUT

PARAMETER DESCRIPTION / CONDITION MIN NOM MAX UNIT Input Voltage Ranges* Low Voltage AC Range (1000 W) 90 100-127 140 VRMS Low Voltage Start-up 85 ± 5 VAC Low Voltage Power Off 75 ± 5 VAC High Voltage AC Range (2200 W) 180 200-240 264 VRMS High Voltage Start-up 175 ± 5 High Voltage Power Off 165 ± 5 HVDC (240 V) 180 240 300 VDC Start-up 170 ± 5 VDC Power Off 160 ± 5 VDC AC Line Inrush Current 50 Apk Input Frequency 47 50/60 63 Hz Power Factor 230 VAC and 50 Hz, 10% load 0.90 230 VAC and 50 Hz, 20% load 0.96 230 VAC and 50 Hz, 50% load 0.98 230 VAC and 50 Hz, 100% load 0.99 Current iTHD (Total Harmonic Distortion) 200 / 240 VAC and 50/60 Hz, ≥ 10% load 20 200 / 240 VAC and 50/60 Hz, > 20% & < 30 % load 15 200 / 240 VAC and 50/60 Hz, ≥ 30 % load 10 200 / 240 VAC and 50/60 Hz, ≥ 50% load 8 200 / 240 VAC and 50/60 Hz, 100% load 5 Efficiency

230 VAC / 60 Hz, 10% load 90 %

230 VAC / 60 Hz, 20% load 94 %

230 VAC / 60 Hz, 50% load 96 %

230 VAC / 60 Hz, 100% load 93 %

Hold-up Time @ 70% of max. loading 6 ms 12VSB Hold-up Time @ 100% load 70 ms AC Line Sag 0 to 1/2 AC cycle (nom AC voltage ranges, 50/60 Hz) No loss of function or performance. (0%-60%load) 95 % > 1 AC cycle (nom AC voltage ranges, 50/60 Hz) Loss of function acceptable, self-recoverable 30 % AC Line Surge Continuous (nom AC voltage ranges, 50/60 Hz) No loss of function or performance 10 % 0 to 1/2 AC cycle (mid-point of nom VAC ranges, 50/60 Hz) No loss of function or performance 30 % AC Line Isolation Primary to secondary; reinforced insulation (IEC 60950) 3000

4242 VAC

• The Brown IN/OUT Hysteresis min is 5 VAC. 1. Maximum input current at high input voltage range is measured at 200 VAC, at max load 2200 W (16 Arms) 2. AC Brown-in/out loading is 80%load; (low line & high line)

+86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839 © 2022 Bel Fuse Inc. BCD.20216_A

3 OUTPUT

PARAMETER DESCRIPTION / CONDITION MIN NOM MAX UNIT Output Voltage Output voltage adjusted to 12.2 VDC ± 0.05 VDC @ 50% load 12.2 VDC Voltage Regulation Limits ± 6 % +11.47 +12.2 +12.93 VRMS Max Continuous Output Power Low line: 1000 W 2200 W Output Current @ 110 VAC @ 220 VAC 0 82 178 A Load Regulation ± 3 % Line Regulation ± 1 % Overshoot / Undershoot 5 % Transient Load * Δ Step Load Size, 50% of Load Max, 3300 μF 0.5 A/μs Capacitive Loading 3300 20000 μF Output Ripple & Noise 10 Hz to 20 MHz BW 150 mVpp +12 VSB OUTPUT +12 VSB Output Voltage +12.2 VSB Voltage Regulation Limits ± 5 % +11.59 +12.2 +12.81 VRMS +12 VSB Output Current 0 2.1 A Load Regulation ± 3 % Line Regulation ± 1 % Overshoot / Undershoot 5 % Transient Load Δ Step Load Size = 1 A, 1000 μF 0.5 A/μs Capacitive Loading 100 3100 μF Output Ripple & Noise 10 Hz to 20 MHz BW 150 mVpp * For dynamic condition +12 V min loading is 1 A

3.1 CRPS LOAD REQUIREMENTS

(VAC) Min. (A) Max. Continuous (A) CLST Peak 20 sec duration (A) Pmax. app Peak 10 msec duration (A) 12V main 200 – 240 0.0 PSU rating (178 A) Rated + 6 A Rated + 30 A 12V main 100 – 127 0.0 PSU rating (82 A) Rated + 6 A Rated + 30 A 12Vstby 1 100 – 240 0.0 2.1 2.4 NA 1 The length of time 20 sec peak power can be supported, based on thermal sensor and assertion of the SMBAlert# signal. Minimum peak power duration is 20 seconds without asserting the SMBAlert# signal at maximum operating temperature.

4 TEC2200-12-074xA

3.2 TIMING REQUIREMENTS

Figure 1. Signal Timing Sequence 1

Figure 2. Signal Timing Sequence 2

6 TEC2200-12-074xA

tech.support@psbel.com

4.1 OVER CURRENT PROTECTION (OCP)

The power supply shall have current limit to prevent the outputs from exceeding the values shown in table below. If the current limits are exceeded the power supply shall shutdown and latch off. The latch will be cleared by toggling the PSON# signal or by an AC power interruption. The power supply shall not be damaged from repeated power cycling in this condition. 12VSB will be auto-recovered after removing OCP limit. THRESHOLDS TIMING PARAMETER DESCRIPTION MIN MAX MIN MAX OCP Slow over current protection (shutdown and latch after MIN/MAX timing) Rating + 10 A Rating + 18 A 20 ms 200 ms OCW Slow over current warning (SMBAlert#) Rating + 6 A Rating + 10 A 10 ms 15 ms OCPstby Stby over current protection (shutdown, hiccup mode) 2.5 A 4.0 A 1 ms 100 ms

4.2 OVER VOLTAGE PROTECTION (OVP)

The power supply over voltage protection will be locally sensed. The power supply will shutdown and latch off after an over voltage condition occurs. This latch will be cleared by toggling the PSON# signal or by an AC power interruption. The values are measured at the output of the power supply’s connectors. The voltage should never exceed the maxi mum levels when measured at the power connectors of the power supply connector during any single point of fail. The voltage should never trip any lower than the minimum levels when measured at the power connector. 12 VSB will be auto-recovered after removing OVP limit. PARAMETER DESCRIPTION / CONDITION MIN NOM MAX UNIT Over Voltage Protection (OVP) +12 V Output 13.3 14 14.5 V +12 VSB Output 13.3 14 14.5 V

4.3 OVER TEMPERATURE PROTECTION (OTP)

The power supply will be protected against over temperature conditions caused by loss of fan cooling or excessive ambient temperature. In an OTP condition the PSU will shutdown. When the power supply temperature drops to within specified limits, the power supply will restore power automatically, while the 12 V SB remains always on. The OTP circuit must have built in margin such that the power supply will not oscillate on and off due to temperature recovering condition. The OTP trip le vel shall have a minimum of 5°C of ambient temperature margin.

4.4 SHORT CIRCUIT PROTECTION (SCP)

The power supply shuts down and latches off for shorting the main outputs. 12 VSB is capable of being shorted indefinitely. The latch will be cleared by toggling the PSON# signal or by an AC power interruption. The power supply should not be damaged from repeated power cycling in this condition. 12 VSB will be auto-recovered after removing SCP limit.

4.5 OVER POWER PROTECTION (OPP)

The power supply shall support over power protection (OPP) level low enough to protect the power supply running in this mode for repeated 1msec durations at a 1% duty cycle. The power supply shall be stable operating at any load point from rated power up to the OPP point. CRPS-185 Load Requirement: OPP Threshold = (Imax + 49 A) +/-50 W SMBAlert shall always assert ahead of the OPP threshold being exceeded

4 PROTECTION

Protection circuits inside the power supply cause only the power supply’s main outputs to shutdown. If the power supply latch es off due to a protection circuit tripping, an AC cycle OFF for 15 sec and a PSON# cycle HIGH for 1 sec are able to reset the power supply.

4.6 CLOSED LOOP SYSTEM THROTTLING (CLST)

reduced to less than the power supply rating; the power supply will continue to operate and not shutdown. Figure 3. CLST Timing Requirements

4.7 SMART RIDE-THROUGH (SmaRT)

The power supply will assert the SMBAlert# signal < 4 msec after AC input voltage is lost to 0 VAC. Signal type 10 kohm pull up resistor from +3.3 Vdd device.

5 CONTROL

following convention: Signal# = low true.

5.1 DEVICE ADDRESS LOCATION (B19: A0; B20: A1)

Address Bit 0: A 10 kΩ pull-up resistor pulled to internal +3.3 V in the PSU. pull-up resistor pulled to internal +3.3 V in the PSU.

5.2 I2C BUS (S6: SCL; S5: SDA)

the mcu of PSU is slave device in I2C bus. The time interval of I2C command is 1ms.

8 TEC2200-12-074xA

tech.support@psbel.com SIGNAL TYPE (ACTIVE LOW) OPEN COLLECTOR / DRAIN OUTPUT FROM POWER SUPPLY. PULL-UP TO 3.3 VSB LOCATED IN SYSTEM. Alert# = High OK Alert# = Low Power Alert to system MIN MAX Logic level low voltage, Isink = 4 mA 0 V 0.4 V Logic level high voltage, Isink = 50 uA 3.46 V Sink current, Alert# = low 4 mA Sink current, Alert# = high 50 µA SIGNAL TYPE ACCEPTS AN OPEN COLLECTOR/DRAIN INPUT FROM THE SYSTEM. PULL-UP TO 3.3VSB LOCATED IN POWER SUPPLY. PSON# = Low ON PSON# = High or Open OFF MIN MAX Logic level low (power supply ON) 0 V 1.0 V Logic level high (power supply OFF) 2.0 V 3.46 V Source current, Vpson = low 4 mA Power off delay: Tpson_off_delay 5 ms Power up delay: Tpson_on_delay 5 ms 400 ms PWOK delay: T pson_pwok 5 ms SIGNAL TYPE OPEN COLLECTOR/DRAIN OUTPUT FROM POWER SUPPLY. PULL-UP TO 3.3VSB LOCATED IN THE POWER SUPPLY. PWOK = High Power OK PWOK = Low Power Not OK MIN MAX Logic level low voltage, Isink = 400 uA 0 V 0.4 V Logic level high voltage, Isource = 200 uA 2.4 V 3.46 V Sink current, PWOK = low 400 µA Source current, PWOK = high 2 mA PWOK delay: Tpwok_on 100 ms 500 ms PWOK rise and fall time 100 µs

5.3 SMBAlert# INDICATE (Pin A22: SMBAlert#)

This is an active low signal and indicates that the power supply is experiencing a problem that the user should investigate. This shall be asserted due to Critical events or Warning events. The signal shall activate in the case of critical component temperature reached a warning threshold, general failure, over-current, over-voltage, under-voltage, failed fan. This signal may also indicate the power supply is reaching its end of life or is operating in an environment exceeding the specified limits. This signal is to be asserted in parallel with LED turning solid Amber or blink Amber.

5.4 PS-ON INPUT SIGNAL (PIN: A21: PS-ON)

The PS-ON signal is required to remotely turn on/off the power supply. PSON# is an active low signal that turns on the +12V power rail. When this signal is not pulled low by the system, or left open, the outputs (except the +12VSB) turn off. This signal is pulled to a standby voltage by a pull-up resistor internal to the power supply.

5.5 PWOK OUTPUT SIGNAL (PIN A25: PWOK)

PWOK is a power OK signal and will be pulled HIGH by the power supply to indicate that all the outputs are within the regulation limits of the power supply. When any output voltage falls below regulation limits or when AC power has been removed for a sufficiently long time so that power supply operation is no longer guaranteed, PWOK will be de-asserted to a LOW state. See Table: for a representation of the timing characteristics of PWOK. The start of the PWOK delay time shal l be inhibited as long as any power supply output is in current limit.

+86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839 © 2022 Bel Fuse Inc. BCD.20216_A

5.6 SMART ON CONTROL (PIN B22: ENABLE BY SYSTEM)

Before enabling Smart On function, make sure pin B22 (SMART ON) on output golden finger of each PSU is connected together.

5.7 PRESENT# (Pin B24)

This signal is an active low type signal and is connected to the power supply’s output ground internally. The mating pin of this signal in system side should have a pull-up resistor which limit the max. current 4mA to go through from this signal pin to the power supply. A Low state on this signal indicates the PSU is physically presents.

5.8 Vin_Good (Pin B25)

This signal is an output to indicate AC power is existence and is within operation range. It should act from high to low level within 2ms only for Vin drops out to zero and input voltage brown-out events. The 4ms timing is defined as Vin=0 to Vin_Good signal low level. SIGNAL TYPE PULL-UP 2kohm TO INTERNAL 3.3V LOCATED IN POWER SUPPLY. Vin_Good = High Input voltage is in operating range Vin_Good = Low Input voltage is out of operating range MIN MAX Logic level low, Isink = 4 mA 0 V 0.4 V Logic level high, Isource = 50 µA 2.0 V 3.46 V Sink current, Vin_Good = low 4 mA Source current, Vin_Good = high 50 µA Vin_Good rise and fall time 400 µs

10 TEC2200-12-074xA

tech.support@psbel.com

6 FRU REQUIREMENTS

6.1 OVERVIEW

The Power Management Bus features included in this specification are requirements for AC/DC golden box power supply for use in server systems. This specification is based on the Power Management Bus specifications parts I and II, revision 1.2.

6.2 RELATED DOCUMENTS

Power Management Bus Power System Management Protocol Specification Part I – General Requirements, Transport and Electrical Interface; Revision 1.2. Power Management Bus Power System Management Protocol Specification Part II – Command Language; Revision 1.2. SMBus 2.0.

6.3 HARDWARE CONNECTING

The device in the power supply shall be compatible with both SMBus 2.0 ‘high power’ specification for I2C Vdd based power and drive (for Vdd = 3.3 V). This bus shall operate at 3.3 V. The circuits inside the power supply shall derive their power from the standby output. For redundant power supplies the device(s) shall be powered from the system side of the or’ing device. The Power Management Bus device shall be on whenever AC power is applied to the power supply or a parallel redundant power supply in the system. Only weak pull-up resistors shall be on SCL or SDA inside the power supply. The main pull-up resistors are provided by the system and may be connected to 3.3 Vsb. For the system design, the main pull-ups shall be located external to the power supply and derive their power from the standby rail.

6.4 DATA SPEED

The POWER MANAGEMENT BUS device in the power supply shall operate at the full 100 kbps SMBus speed and avoid using clock stretching that can slow down the bus. For example, the power supply can clock stretch while parsing a command or a power supply servicing multiple internal interrupts or NACK may require some use of clock stretching. The Power Management Bus device shall support SMBus cumulative clock low extend time (Tlow:sext) if < 25msec. This requires the device to extend the clock time no more than 25msec between START and STOP for any given message.

6.5 BUS ERROR

The Power Management Bus device shall support SMBus clock-low timeout (Ttimeout). This capability requires the device to abort any transaction and drop off the bus if it detects the clock being held low for >25ms and be able to respond to new transactions 10ms later. The device must recognize SMBus START and STOP conditions on ANY clock interval. (These are requirements of the SMBus specifications but are often missed in first-time hardware designs.) The device must not hang due to 'runt clocks', 'runt data', or other out-of-spec bus timing. This is defined as signals, logic-level glitches, setup, or hold times that are shorter than the minimums specified by the SMBus specification. The device is not required to operate normally but must return to normal operation once 'in spec' clock and data timing is again received. Note if the device 'misses' a clock from the master due to noise or other bus errors, the device must continue to accept 'in spec' clocks and re-synch with the master on the next START or STOP condition.

6.6 FRU DATA FORMAT

For identification of the power supply an internal 256x8 bit EEPROM with Power Management Bus interface is used. The information in the EEPROM follows the IPMI (Platform Management FRU Information Storage Definition) guidelines Document Revision 1.1 from November 15, 1999.

+86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839 © 2022 Bel Fuse Inc. BCD.20216_A

6.7 COMMUNICATION ADDRESS

Four pins will be allocated for the FRU and Power Management Bus information on the Power Supply connector. One pin is the serial clock (SCL). The second pin is used for serial data (SDA). Two pins are for address lines A0-A1 to indicate to the power supply’s EEPROM and MCU. which position the power supply is located in the system. The SCL and SDA signals are pulled up by system, the address lines are also pulled up by system. A1 LOGICAL VOLTAGE A0 LOGICAL VOLTAGE PSU ADDRESS FRU ADDRESS 0 0 0xB0 0xA0 0 1 0xB2 0xA2 1 0 0xB4 0xA4 1 1 0xB6 0xA6

7 POWER MANAGEMENT BUS

7.1 POWER MANAGEMENT BUS COMMAND TABLE

The following table shows mandatory Power Management Bus commands to be supported by the PSU. COMMAND CODE COMMAND NAME SMBUS TRANSACTION TYPE: NUMBER OF DATA BYTES COMMENT Writing Data Reading Data 00h PAGE Write Byte Read Byte 1 01h OPERATION Write Byte Read Byte 1 0x80 ON; 0x00 OFF Default: 0x80 02h ON_OFF_CONFIG Write Byte Read Byte 1 0x1D 03h CLEAR_FAULTS Send Byte N/A 0 05h PAGE_PLUS_WRITE Block Write N/A Variable 06h PAGE_PLUS_READ N/A Block Write – Block Read Variable 19h CAPABILITY N/A Read Byte 1 0xB0 1Ah QUERY N/A Block Write – Block Read 1 1Bh SMBALERT_MASK Write Word Block Write – Block Read 2 20h VOUT_MODE Read Byte 1 0x17 (n=-9) 21h VOUT_COMMAND Write Word Read Word 2 30h COEFFICIENTS N/A Block Write – Block Read 5 Use for Ein/Eout 31h POUT_MAX N/A Read Word 2 3Ah FAN_CONFIG_1_2 Write Byte Read Byte 1 Default is Duty 3Bh FAN_COMMAND_1 Write Word Read Word 2 4Ah IOUT_OC_WARN_LIMIT Read Word 2 51h OT_WARN_LIMIT Read Word 2 5Dh IIN_OC_WARN_LIMIT Read Word 2 6Ah POUT_OP_WARN_LIMIT Read Word 2 6Bh PIN_OP_WARN_LIMIT Read Word 2 78h STATUS_BYTE Write Byte Read Byte 1 Bit 6 OFF Bit 5 VOUT_OV_FAULT Bit 4 IOUT_OC Bit 3 VIN_UV Bit 2 TEMPERATURE Bit 1 CML Bit 0 NON OF THE ABOVE 79h STATUS_WORD Write Word Read Word 2 Bit 7(H) VOUT

12 TEC2200-12-074xA

tech.support@psbel.com Bit 6 IOUT/POUT Bit 5 INPUT Bit 3 POWER_GOOD# Bit 2 FANS Bit 6(L) OFF Bit 5 VOUT_OV_FAULT Bit 4 IOUT_OC_FAULT Bit 3 VIN_UV_FAULT Bit 2 TEMPERATURE Bit 1 CML Bit 0 NON OF THE ABOVE 7Ah STATUS_VOUT Write Byte Read Byte 1 Bit 7 VOUT_OV_FAULT Bit 4 VOUT_UV_FAULT 7Bh STATUS_IOUT Write Byte Read Byte 1 Bit 7 Iout OC fault Bit 5 Iout OC warning Bit 1 Pout OP fault Bit 0 Pout OP warning 7Ch STATUS_INPUT Write Byte Read Byte 1 Bit 5 Vin UV warning Bit 4 Vin UV fault Bit 3 Unit off for insufficient input Bit 1 Iin over current warning Bit 0 Pin over power warning 7Dh STATUS_TEMPERATURE Write Byte Read Byte 1 Bit 7 OT fault Bit 6 OT warning 7Eh STATUS_CML Write Byte Read Byte 1 Bit 7 Invalid COMMAND Bit 6 Invalid DATA Bit 5 PEC Failed 81h STATUS_FANS_1_2 Write Byte Read Byte 1 Bit 7 Fan 1 fault Bit 5 Fan 1 warning Bit 3 Fan1 speed overridden 86h READ_EIN N/A Block Read 6 DIRECT Data Format 87h READ_EOUT N/A Block Read 6 DIRECT Data Format 88h READ_VIN N/A Read Word 2 Linear 89h READ_IIN N/A Read Word 2 Linear 8Bh READ_VOUT N/A Read Word 2 Linear16 8Ch READ_IOUT N/A Read Word 2 Linear 8Dh READ_TEMPERATURE_1 N/A Read Word 2 Ambient 8Eh READ_TEMPERATURE_2 N/A Read Word 2 SR Hotspot 8Fh READ_TEMPERATURE_3 N/A Read Word 2 PFC Hotspot 90h READ_FAN_SPEED_1 N/A Read Word 2 In RPM 96h READ_POUT N/A Read Word 2 Linear 97h READ_PIN N/A Read Word 2 Linear 98h PMBUS_REVISION N/A Read Byte 1 1.2 99h MFR_ID N/A Block Read Variable (3) "bel" 9Ah MFR_MODEL N/A Block Read Variable (16) "TEC2200-12-074NA" "TEC2200-12-074RA" 9Bh MFR_REVISION N/A Block Read Variable (3) "VXX"

Table 1. Supported Power Management Bus Command Note: Write protocol must include PEC (Packet Error Checking).

14 TEC2200-12-074xA

7.2 STATUS COMMANDS

Figure 4. Summary of The Status Registers and write byte protocol to clear bits. which status event controls the SMBAlert# signal. Default values for these mask bits are shown in the table below.

Table 2. Power Management Bus STATUS Commands Summary

1. The Vin Fault bit in STATUS_INPUT shall get asserted if the input power has dropped below the PSU’s operating
2. ‘No PAGE’ is the standard S TATUS_ commands accessed directly without using the PAGE_PLUS commands.
3. All fans in the PSU shall be OR’ed into a single fan status bit for fault and warning conditions.

16 TEC2200-12-074xA

7.3 POWER MANAGEMENT BUS TEMPERATURE READ COMMANDS

READ_TEMPERATURE_1(8Dh), should provide the PSU inlet temperature. READ_TEMPERATURE_2(8Eh), should provide the temperature of the SR heat sink in the PSU. READ_TEMPERATURE_3(8Fh), should provide the temperature of the PFC heat sink in the PSU.

7.4 PAGE (00h)

Setting a PAGE value of FFh is used to clear all status bits in all PAGEs with the CLEAR_FAULT command.

7.5 OPERATION (01h)

CONTROL pin. The OPERATION command is used to turn the Power Management Bus device output on and off. Bit [7] controls whether the Power Management Bus device output is on or off. If Bit [7] is cleared (equals 0) then the output is off. If Bit [7] is set (equals 1), then the output is on.

7.6 ON_OFF_CONFIG (02h)

turn the unit on and off. This includes how the unit responds when power is applied. Table 3. ON_OFF_CONFIG Data Byte

7.7 CLEAR_FAULTS COMMAND (03h)

is asserting the SMBALERT# signal.

7.8 PAGE_PLUS_WRITE / PAGE_PLUS_READ COMMANDS (05h/06h)

Figure 5. Reading STATUS commands with PAGE_PLUS_READ Figure 6. Clearing STATUS commands using PAGE_PLUS_WRITE

18 TEC2200-12-074xA

7.9 CAPABILITY (19h)

This command provides a way for a host system to determine some key capabilities of a Power Management Bus device. There is one data byte formatted as shown in table below. This command is read only.

7 Packet Error Checking 0 Packet Error Checking not supported

1 Packet Error Checking is supported

00 Maximum supported bus speed is 100 kHz

01 Maximum supported bus speed is 400 kHz

10 Reserved

11 Reserved

4 SMBALERT#

0 The device does not have a SMBALERT# pin and

1 The device does have a SMBALERT# pin and does

Table 4. CAPABILITY COMMAND Data Byte Format

7.10 QUERY (1Ah)

0 Command is not supported

0 Command is not supported for write

0 Command is not supported for read

000 Linear Data Format used

010 Reserved

011 Direct Mode Format used

101 VID Mode Format used

110 Manufacturer specific format used

Table 5. QUERY Command Returned Data Byte Format If bit [7] is zero, then the rest of the bits are “don’t care”.

7.11 SMBALERT_MASK (1Bh)

This allows the system to mask events from asserting the SMBAlert# signal and to read back this information from the PSU. STATUS_ commands. Below are the protocols. Figure 7. PAGE_PLUS_READ command. Figure 8. PAGE_PLUS_WRITE command.

7.12 COEFFICIENT (30h)

values of m, b, and R used to determine READ_EIN and READ_EOUT accumulated power values. Figure 9. Retrieving Coefficients Using PEC

20 TEC2200-12-074xA

7.13 FAN_CONFIG_1_2 (3Ah)

installed. Any combination of fan installation is permitted. percent). These settings do not have to be the same for Fan 1 and Fan 2.

• 00b = 1 pulse per revolution,
• 01b = 2 pulses per revolution,
• 10b = 3 pulses per revolution,
• 11b = 4 pulses per revolution. This command has one data byte formatted as follows: BITS VALUE MEANING 7 1 Fan in position 1 6 0 Fan 1 commanded in Duty Cycle

1 Fan 1 commanded in RPM

2 Not used

Table 6. FAN_CONFIG_1_2 Command

7.14 FAN_COMMAND_1 (3Bh)

The default control mode of fan is duty (0-100).

7.15 READ_FAN_SPEED_1 (90h)

Power Management Bus linear format.

7.16 POWER MANAGEMENT BUS_REVISION (98h)

Table 7. POWER MANAGEMENT BUS_REVISION Command

7.17 MFR-EFFIENCY_LL (AAh)

output power. The exact values of the output power are specified is left to the Power Management Bus device manufacturer. Each value (voltage, power or efficiency) is transmitted as two bytes in linear format. 0 Low Byte The input voltage, in volts, at which the low line efficiency data is applicable.

2 Low Byte Power, in watts, at which the low power efficiency is specified 3 High Byte

4 Low Byte

6 Low Byte Power, in watts, at which the medium power efficiency is specified 7 High Byte

10 Low Byte Power, in watts, at which the high power efficiency is specified 11 High Byte

Table 8. MFR_EFFICIENCY_LL

7.18 MFR-EFFIENCY_HL (ABh)

output power. The exact values of the output power is specified is left to the Power Management Bus device manufacturer. Each value (voltage, power or efficiency) is transmitted as two bytes in linear format. 0 Low Byte The input voltage, in volts, at which the high line efficiency data is applicable.

6 Low Byte Power in watts, at which the medium power efficiency is specified 7 High Byte

10 Low Byte Power, in watts, at which the high-power efficiency is specified 11 High Byte

Table 9. MFR_EFFICIENCY_HL

22 TEC2200-12-074xA

7.19 READ EIN (86h)

each time the system polls the PSU. Bus specification for details. period is 4 AC cycles 80/67msec). Table 10. READ_EIN Requirements Summary

7.20 READ EOUT (87h)

power value each time the system polls the PSU. refer to Power Management Bus specification for details. Table 11. READ_EOUT Requirements Summary

7.21 READ_EIN & READ_EOUT FORMATS

coefficient R shall be set to 00h, and coefficient b shall be set to 00h. READ_EIN and READ_EOUT shall use the SMBus Block Read with PEC protocol in the below format. Figure 10. READ_EIN Command over period to get an accurate power calculation. Below is a block diagram depicting the accumulator function in the PSU. power rollover counter, and sample counter shall be loaded into a READ_EIN and READ_EOUT register at the same time. Figure 11. READ_EIN PSU Functional Diagram

24 TEC2200-12-074xA

7.22 POWER SUPPLY ACCURACY

nominal input voltage; maximum deviation for the ambient temperature is +/- 4°C. Table 12. Power Management Bus Accuracy for AC-DC Models between low and high line, the load definition where is taken Max. value. accuracy performance shall measure the closest point on the inlet chassis to internal temperature sensor.

7.23 LINEAR DATA FORMAT

• Output Current,
• Input Voltage,
• Input Current,
• Operating Temperatures,
• Time (durations), and Energy Storage Capacitor Voltage. The Linear Data Format is a two byte value with:
• An 11 bit, two’s complement mantissa and,
• A 5 bit, two’s complement exponent (scaling factor), The format of the two data bytes is illustrated in Figure as show below.

Figure 12. Linear Data Format Data Bytes N is a 5 bit, two’s complement integer. Devices that use the linear format must accept and be able to process any value of N.

26 TEC2200-12-074xA

7.24 VOUT_MODE (20h)

Figure 13. Linear Format Data Bytes

• V is a 16 bit unsigned binary integer
• N is a 5 bit two’s complement binary integer Sending the VOUT_MODE command with the address set for writing is not supported. If the system sends a VOUT_MODE command for a write, the power supply shall reject the command, and set the Invalid/Unsupported Data bit in the STATUS_CML register.

8 COLD REDUNDANCY

8.1 OVERVIEW

including the redundant power supply, is in Cold Standby state. supplies in Cold Standby state to power ON. to a programmed voltage level via a Power Management Bus command. to go into Cold Standby state. Figure 14. Cold Redundancy 1+1 Functional Block Diagram Table 13. Logic Matrix for Cold Standby Power Supplies

28 TEC2200-12-074xA

8.2 POWERING ON COLD STANDBY SUPPLIES TO MAINTAIN BEST EFFICIENCY

configuration; will slightly change the load share threshold that the power supply shall power on at. Table 14. Example Load Share Threshold for Activating Supplies

8.3 POWERING ON COLD STANDBY SUPPLIES DURING A FAULT OR OVER CURRENT CONDITION

shall power on within 100μsec.

8.4 COLD REDUNDANCY SMBUS COMMANDS

definition of the values used with the Read-Write Byte SMBus protocol with PEC. power supplies still in Cold Standby state. 01h Cold Redundant Active Defines this power supply to be the one that is always ON in a cold redundancy configuration. must re-program the power supplies using the Cold_Redundancy_Config command. Table 15. Cold_Redundancy_Config (D0h)

8.5 COLD REDUNDANT SIGNALS

+86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839 © 2022 Bel Fuse Inc. BCD.20216_A

9 BLACK BOX

9.1 BLACK BOX FUNCTION DESCRIPTION

This specification defines the requirements for power supplies with Power Management Bus capability to store Power Management Bus and other data into non-volatile memory inside the power supply. The data shall be saved to non-volatile memory upon a critical failure that caused the power supply to shutdown. The data can be accessed via the Power Management Bus interface by applying power to the 12Vstby pins. No AC power need to be applied to the power supply. 9.2 WHEN IS DATA SAVED TO THE BLACK BOX? Data is saved to the Black Box for the following fault events:

• General fault
• Over voltage on output
• Over current on output
• Loss of AC input
• Input voltage fault
• Fan failure
• Over temperature

9.3 BLACK BOX EVENTS

There are two types of data saved in the black box: 1) System Tracking Data. 2) Power supply event data. System tracking data is saved to the Black Box whenever the system powers ON or when a power supply is added to the system.

9.4 BLACK BOX PROCESS

• System writes system tracking data to the power supply RAM at power ON.
• System writes the real time clock data to the PSU RAM once every ~5 minutes.
• Power supply tracks number of PSON and AC power cycles in EEPROM.
• Power supply tracks ON time in EEPROM
• Power supply loads warning and fault event counter data from EEPROM into RAM
• Upon a warning event; the PSU shall increment the associated counter in RAM.
• Upon and fault event the PSU shall increment the associated counter in RAM
• Upon a fault event that causes the PSU to shut down all event data in the PSU’s RAM is saved to event data location N in the power supply’s EEPROM. This data includes the real time clock, number of AC & PSON power cycles, PSU ON time, warning event counters and fault event counters.

9.5 RELATED COMMAND OF BLACK BOX

The following command set will be used for Black Box function via the Host System. The commands and protocol used by the Host System and shall be implemented by the microcontroller are defined by this document. COMMAND CODE COMMAND NAME SMBUS TRANSACTION TYPE NUMBER OF DATA BYTES REMARK DCh MFR_BLACK_BOX Read only (7) 237 Read the data of the Black box. DDh MFR_REAL_TIME Read/Write (6/7) 4 Read/Write the data of MFR real time. DEh MFR_SYSTEM_BLACK_BOX Read/Write (6/7) 40 Read/Write the data of MFR system black box. DFh MFR_BLACKBOX_CONFIG Read/Write (2/3) 1 Read/Write the data of MFR black box configure. E0h MFR_CLEAR_BLACKBOX Write only (1) 1 Send one byte to clear all data of black box.

30 TEC2200-12-074xA

tech.support@psbel.com 1) Command Name: MFR_BLACKBOX Format: Read Block with PEC (237 bytes) Code: DCh ITEM NUMBER OF BYTES DESCRIPTION System Tracking Data System top assembly number 10 The system will write its Intel part number for the system top assembly to the power supply when it is powered ON. This is 9 ASCII characters. System serial number 10 The system shall write the system serial number to the power supply when it is powered ON. This includes the serial number and date code. Motherboard assembly number 10 The system will write the motherboard Intel part number for the assembly to the power supply when it is powered ON. This is 9 ASCII characters. Motherboard serial number 10 The system shall write the motherboard’s serial number to the power supply when it is powered ON. This includes the serial number and date code. Present total PSU ON time 3 Total on time of the power supply with PSON asserted in minutes. LSB = 1 minute. Present number of AC power cycles 2 Total number of times the power supply powered OFF then back ON due to loss of AC power. This is only counted when the power supply’s PSON# signal is asserted. This counter shall stay at FFFFh once the max is reached. Present number of PSON power cycles 2 Total number of times the power supply is powered OFF then back ON due to the PSON# signal de-asserting. This is only counted when AC power is present to the power supply. This counter shall stay at FFFFh once the max is reached. Power supply event data (N) 38 Most recent occurrence of saved black box data Time Stamp The power supply shall track these time and power cycle counters in RAM. When a black box event occurs, the data is saved into the Black Box. Power supply total power on time 3 Total on time of the power supply in minutes. LSB = 1 minute. Real Time Clock Data from System (reserved for future use) 4 This time stamp does not need to be generated by the power supply. The system rights a real time clock value periodically to the power supply using the MFR_REAL_TIME command. Format is based on IPMI 2.0. Time is an unsigned 32-bit value representing the local time as the number of seconds from 00:00:00, January 1, 1970. This format is sufficient to maintain time stamping with 1-second resolution past the year 2100. This is based on a long-standing UNIX-based standard for time keeping, which represents time as the number of seconds from 00:00:00, January 1, 1970 GMT. Similar time formats are used in ANSI C. Number of AC power cycles 2 Number of times the power supply powered OFF then back ON due to loss of AC power at the time of the event. This is only counted when the power supply’s PSON# signal is asserted. Number of PSON power cycles 2 Number of times the power supply is powered OFF then back ON due to the PSON# signal de-asserting at the time of the event. This is only counted when AC power is present to the power supply. Power Management Bus The power supply shall save these Power Management Bus values into the Black Box when a black box event occurs. Fast events may be missed due to the filtering effects of the Power Management Bus sensors. STATUS_WORD 2 STATUS_IOUT 1 STATUS_INPUT 1 STATUS_TEMPERTATURE 1 STATUS_FAN_1_2 1 READ_VIN 2 READ_IIN 2 READ_IOUT 2 READ_TEMPERATURE_1 2

+86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839 © 2022 Bel Fuse Inc. BCD.20216_A READ_TEMPERATURE_2 2 READ_FAN_SPEED_1 2 READ_PIN 2 READ_VOUT 2 Event Counters The power supply shall track the total number for each of the following events. These values shall be saved to the black box when a black box event occurs. Once a value has reached 15, it shall stay at 15 and not reset. AC shutdown due to under voltage on input Lower ½ The power supply shall save a count of these critical events to non-volatile memory each time they occur. The counters will increment each time the associated STATUS bit is asserted. Thermal shutdown Upper ½ Over current or over power shutdown on output Lower ½ General failure shutdown Upper ½ Fan failure shutdown Lower ½ Shutdown due to over voltage on output Upper ½ Input voltage warning; no shutdown Lower ½ The power supply shall save into RAM a count of these warning events. Events are count only at the initial assertion of the event/bit. If the event persists without clearing the bit the counter will not be incremented. When the power supply shuts down it shall save these warning event counters to non-volatile memory. The counters will increment each time the associated STATUS bit is asserted. Thermal warning; no shutdown Upper ½ Output current power warning; no shutdown Lower ½ Fan slow warning; no shutdown Upper ½ Power supply event data (N-1) 38 Power supply event data (N-2) 38 Power supply event data (N-3) 38 Power supply event data (N-4) 38 2) Name: MFR_REAL_TIME_BLACK_BOX Format: Write/Read Block with PEC (4 bytes) Code: DDh The system shall use this command to periodically write the real time clock data to the power supply. Format is based on IPMI 2.0. Time is an unsigned 32-bit value representing the local time as the number of seconds from 00:00:00, January 1, 1970. This format is sufficient to maintain time stamping with 1-second resolution past the year 2100. This is based on a long standing UNIX-based standard for time keeping, which represents time as the number of seconds from 00:00:00, January 1, 1970 GMT. Similar time formats are used in ANSIC. 3) Name: MFR_SYSTEM_BLACK_BOX Format: Write/Read Block with PEC (40 bytes). Low byte first. Code: DEh The system uses this command to write the following data to the PSU. Item Bytes System top assembly number 1-10 Low bytes System serial number 11-20 Motherboard assembly number 21-30 Motherboard serial number 31-40 High bytes

32 TEC2200-12-074xA

tech.support@psbel.com 4) Name: MFR_BLACKBOX_CONFIG Format: Read/Write Byte with PEC Code: DFh BIT VALUE DESCRIPTION 0 = disable black box function 1 = enable black box function Writing a 1 enables the power supply with black box function. Writing a 0 disables the power supply black box function. The state of MFR_BLACKBOX_CONFIG shall be saved in non-volatile memory so that it is not lost during power cycling. Intel shall receive the power supply with the black box function enabled; bit 0 = ‘1’. 1-7 Reserved 5) Name: MFR_CLEAR_BLACKBOX Format: Send Byte with PEC Code: E0h The MFR_CLEAR_BLACKBOX command is used to clear all black box records simultaneously. This command is write only. There is no data byte for this command.

9.6 HARDWARE REQUIREMENTS

The SMBus interface shall be used to access the Black Box data. It may be accessed when the power supply is ON or in standby mode. It also may be accessed when no AC power is applied, and power is only applied at the standby output pins by an external source (12Vstby).

+86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839 © 2022 Bel Fuse Inc. BCD.20216_A

10 BOOTLOADER

10.1 FUNCTION DESCRIPTION

This specification defines the common architecture for in-system power supply firmware updates. It is required that the FW in the main microcontroller on the secondary side of the power supply must be able to be updated in the system using the In- System Firmware Update feature while in the ON state (i.e. with AC power present and PSON# asserted). It is desired that any other microcontroller in the power supply also be able to be updated with this same process (example: primary side microcontroller); however, this is not a requirement at this time.

10.2 FW IMAGE MAPPING

The power supply firmware image shall be made up of two parts; 1) Boot loader; 2) Main program. The system shall contain a backup of the power supply image in its BMC whenever updating the FW to the power supply. 1) Boot Loader: This is the part of the power supply firmware that is never updated by the system. The power supply shall always be able to recover and power ON into the boot loader mode no matter the state of the power supply’s main program. This code shall support the In-System FW update code and basic power supply functions to power ON/OFF, fan cooling, and protections (UV, OV, OC). 2) Main Program: This is the fully functional power supply program space. There is no requirement to keep a backup image of this code in the power supply since a copy of the power support FW image shall always for kept in the system’s BMC.

10.3 POWER SUPPLY OPERATING MODE DURING AND AFTER FIRMWARE UPDATE

1) Firmware update mode in ON state with no power cycle needed: Power supply may be able to support FW upload in the ON state. The new FW will take effect once it is taken out of FW upload load. 2）Bad image after firmware update: The power supply must always be able to power on in the boot loader mode with minimal operating capabilities even if the FW image sent to the power supply is bad or corrupt. If in this mode the power supply must be able to still enter the FW upload mode to upload a proper FW image to the PSU.

34 TEC2200-12-074xA

tech.support@psbel.com

10.4 TEC2200-12-074NA FIRMWARE IMAGE HEADER

Supplier internal use area 10 bytes Byte 2 CRC High Byte Byte 3 Image Offset Low Byte Byte 4 Image Offset High Byte Byte 5 Image Size Low Byte Byte 6 Image Size High Byte Byte 7 Image Sector ID Low Byte Byte 8 Image Sector ID High Byte Byte 9 Image Update Key Low Byte Byte 10 Image Update Key High Byte Byte 11 T Model Name 12 bytes Byte 12 E Byte 13 C Byte 14 2 Byte 15 2 Byte 16 0 Byte 17 0 Byte 18 - Byte 19 1 Byte 20 2 Byte 21 N Byte 22 A Byte 23 Not used, for future use Not used, for future use Byte 24 FW_MAJOR (Bit 7: down revision control bit, Bit 0-6: Major version). Firmware Revision 3 bytes; in binary format Byte 25 FW_MINOR_PRIMARY (not used by system) Byte 26 FW_MINOR_SECONDARY Byte 27 HW_REVISION_FIRST Hardware Compatible Revision 2 bytes Byte 28 HW_REVISION_SECOND Byte 29 BLOCK SIZE Low Byte Byte 30 BLOCK SIZE High Byte Byte 31 Write Time Low Byte Byte 32 Write Time High Byte

+86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839 © 2022 Bel Fuse Inc. BCD.20216_A

10.5 TEC2200-12-074RA FIRMWARE IMAGE HEADER

Supplier internal use area 10 bytes Byte 2 CRC High Byte Byte 3 Image Offset Low Byte Byte 4 Image Offset High Byte Byte 5 Image Size Low Byte Byte 6 Image Size High Byte Byte 7 Image Sector ID Low Byte Byte 8 Image Sector ID High Byte Byte 9 Image Update Key Low Byte Byte 10 Image Update Key High Byte Byte 11 T Model Name 12 bytes Byte 12 E Byte 13 C Byte 14 2 Byte 15 2 Byte 16 0 Byte 17 0 Byte 18 - Byte 19 1 Byte 20 2 Byte 21 R Byte 22 A Byte 23 Not used, for future use Not used, for future use Byte 24 FW_MAJOR (Bit 7: down revision control bit, Bit 0-6: Major version). Firmware Revision 3 bytes; in binary format Byte 25 FW_MINOR_PRIMARY (not used by system) Byte 26 FW_MINOR_SECONDARY Byte 27 HW_REVISION_FIRST Hardware Compatible Revision 2 bytes Byte 28 HW_REVISION_SECOND Byte 29 BLOCK SIZE Low Byte Byte 30 BLOCK SIZE High Byte Byte 31 Write Time Low Byte Byte 32 Write Time High Byte

36 TEC2200-12-074xA

10.6 FIRMWARE UPDATE PROCESS

Figure 15. PSU Upload Process

• PSU may be in standby mode or ON mode during FW update process
• If the FW update process is interrupted at any point during the process; the PSU must always be able to return to the boot loader code.
• The PSU must always check that the application program is not corrupted before starting to run from the application program
• During the FW upload process the PSU must always respond to any communication on the bus; acknowledging its address and the supporting commands without holding the bus. For unsupported boot loader commands the PSU may respond with Not Acknowledge or 00h.
• BMC must configure correct addresses into ME at BMC startup to avoid bad PSU address config if AC power is lost or BMC is reset while the PSU update is in progress PSU erases part of application memory & write the 1st image block PSU starts to run off of Boot Loader code (PSU may erase application memory at this time but it is preferred to wait for the MFR_FW_UPLOAD command to start erasing the application program) PSU writes CRC16 (byte 1 & 2 of image) to memory PSU erases part of application memory & writes the next block of image BMC determines PSU FW needs updating? BMC sends MFR_FWUPLOAD & nextt block of image (optional) Block received OK? (optional) BMC reads MFR_FW_UPLOAD_STATUS No PSU verifies that the image has been transferred properly by checking the CRC16 value Yes BMC uses these commands to determine of FW needs updating: MFR_FW_REVISION MFR_MODEL MFR_FW_UPLOAD_MODE MFR_HW_COMPATIBILITY MFR_FW_UPLOAD_CAPABILITY No BMC reads MFR_FW_UPLOAD _MODE = 0 PSU verifies Application Program is not corrupted with CRC16 value PSU application program OK? PSU stays in boot loader mode PSU starts running from application program No Yes No Yes Yes Write time delay Write time delay PSU stays in application program mode

Figure 16. PSU flow during powering ON

38 TEC2200-12-074xA

tech.support@psbel.com

10.7 RELATED COMMAND OF BOOTLOADER

1) Name: MFR_HW_COMPATIBILITY Format: Read Word Code: D4h BYTES VALUE DESCRIPTION low ASCI code for first letter/number of the PSU HW compatibility. This is a COMPATIBILITY value used to tell if there are any changes in the FW that create an incompatibility with the FW. This value only changes when the PSU HW is changed creating an incompatibility with older versions of FW. high ASCI code for second letter/number of the PSU HW compatibility. 2) Name: MFR_FWUPLOAD_CAPABILITY Format: Read Byte Code: D5h The system can read the power supply’s FW upload mode capability using this command. For any given power supply; more than one FW upload mode may be supported. The supported FW upload mode(s) must support updating all available FW in the power supply. BIT VALUE DESCRIPTION 0 (for future use) 1 = PSU support FW uploading in standby mode only For future use 1 (for future use) 1 = PSU supports FW uploading in ON state; but all the new FW will not take effect until a power cycle with PSON. For future use 2 1 = PSU supports FW uploading in the ON state and no power cycle needed Method used for updating the application program in the power supply 3-7 Reserved 3) Name: MFR_FWUPLOAD_MODE Format: Read/Write Byte Code: D6h BIT VALUE DESCRIPTION 0 0 = exit firmware upload mode 1 = firmware upload mode Writing a 1 puts the power supply into firmware upload mode and gets it ready to receive the 1st image block via the MFR_FW_UPLOAD command. The system can use this command at any time to restart sending the FW image. Writing a 0 puts the power supply back into normal operating mode. Writing a 1 restarts This command will put the PSU into standby mode if the PSU supports FW update in standby mode only. If the power supply image passed to the PSU is corrupt the power supply shall stay in firmware upload mode even if the system requested the PSU to exit the FW upload mode. 1-7 Reserved 4) Name: MFR_FWUPLOAD Format: Block Write (block = size as defined by the image header) Code: D7h BYTES VALUE DESCRIPTION Block size defined in header Image header & image data Command used to send each block of the FW image. Header should follow the format described in section 13.4. The image shall contain block sequencing numbers to make sure the PSU puts the right data blocks into the right memory space on the PSU MCU.

+86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839 © 2022 Bel Fuse Inc. BCD.20216_A 5) Name: MFR_FWUPLOAD_STATUS Format: Read Word Code: D8h At any time during or after the firmware image upload the system can read this command to determine status of the firmware upload process. Reset: all bits get reset to ‘0’ when the power supply enters FW upload mode. BIT DESCRIPTION 0 1 = Full image received successfully 1 1 = Full image not received yet. The PSU will keep this bit asserted until the full image is received by the PSU. 2 1 = Full image received but image is bad or corrupt. Power supply can power ON, but only in ‘safe mode’ with minimal operating capability. (for future use) 1 = Full image received but image is bad or corrupt. Power supply can power ON and support full features. 1 = FW image not supported by PSU. If the PSU receives the image header and determines that the PSU HW does not support the image being sent by the system; it shall not accept the image and it shall assert this bit. 5 – 15 Reserved 6) Name: MFR_FW_REVISION Format: Block Read, 3 bytes Code: D9h BYTE VALUE DESCRIPTION 0 0 - 255 Minor revision; secondary 1 0 - 255 Minor revision; primary 2 0 - 255 Bit 7: 1→ Down grading of PSU FW has to be avoided. System BMC can elect to ignore this bit if needed but recommended to follow. 0 → No restriction in downgrading the PSU FW. BMC can update the PSU FW to be in sync with its known version. Bit 0-6: Major revision 7) MFR_MODEL (existing Power Management Bus command) Code: 9Ah Maximum of 16 byte value; ending in terminator character. 8) MFR_REVISION (existing Power Management Bus command) Code: 9Bh

40 TEC2200-12-074xA

tech.support@psbel.com PARAMETER DESCRIPTION / CONDITION CRITERION Electrostatic Discharge IEC / EN 61000-4-2 B Radiated Immunity IEC / EN 61000-4-3 A Fast Transient / Burst IEC / EN 61000-4-4 B Surge Immunity IEC / EN 61000-4-5 (2 kV line to ground and 1 kV line to line) A Conducted Susceptibility IEC / EN 61000-4-6 Power Frequency Magnetic Immunity IEC / EN 61000-4-8 Voltage Dips and Interruptions IEC / EN 61000-4-11 PARAMETER DESCRIPTION / CONDITION CRITERION Conducted & Radiated Emissions EN 55032 / CISPR 32 Class A 6 dB margin Power Harmonics EN 61000-3-2 Class A Voltage Fluctuation and Flicker EN 61000-3-3 Class A Acoustic Noise Variable speed fan(s) incorporated, measured accord. to ECMA 74 and reported according to ISO 9296. TBD dBA PARAMETER DESCRIPTION / CONDITION STATUS Agency Approvals

• UL / CSA 62368-1 (USA / Canada)
• EN / IEC 62368-1 (Europe / International)
• CB Certificate & Report, IEC 62368-1 (Report includes all country national deviations)
• CE – Low Voltage Directive 2006/95/EC (Europe)
• Nordics -EMKO-TSE (74-SEC) 207/94
• GB4943- CNCA Certification (China) Pending Approval Leakage Current Max. 3.5 mA at 264 VAC, 60 Hz PARAMETER DESCRIPTION / CONDITION MIN NOM MAX UNIT Ambient Temperature Operating TEC2200-12-074NA TEC2200-12-074RA 0 +55 +50 °C Non-Operating -40 +70 Humidity Operating, relative (non-condensing) 5 85 % Non-Operating, relative (non-condensing) 5 95 Altitude Operating 0 5 000 ft Non-Operating 0 15 200 ft Mechanical Shock (non-operating) 50 G Trapezoidal Wave, Velocity change = 170 in. / sec Vibration (non-operating) sinusoidal 1.5G, pk-pk, 10 Hz-500 Hz–10 Hz, 0.5 octave/min; 2 sweeps per axis Vibration (non-operating) random 2 Grms, 10 Hz-500 Hz, 60 mins per axis Thermal Shock (non-operating) 50 cycles, 30°C /min. ≧ transition time ≧ 15°C /min -40 +70 °C Audible Noise @ 100% rated DC load and inlet TA = 25°C 70 dB

11 ELECTROMAGNETIC COMPATIBILITY

11.1 IMMUNITY

The power supply complies with the limits defined in EN 55024.

11.2 EMISSION

12 SAFETY / APPROVALS

13 ENVIRONMENTAL

Figure 17. Mechanical Drawing

15.1 AIRFLOW DIRECTION

The normal airflow direction is from the card edge connector side to the AC inlet side of the power supply. The reverse airflow direction flows from the AC inlet side of the power supply to the card edge connector side.

42 TEC2200-12-074xA

tech.support@psbel.com

15.2 HANDLE RETENTION

The power supply has a handle to assist extraction. The module can be inserted and extracted without the assistance of tools. The power supply has a latch which retains the power supply into the system and prevents the power supply from being inserted or extracted from the system when the AC power cord is pulled into the power supply. The handle protects the operator from any burn hazard using the Customer Corporation Industrial designed plastic handle.

15.3 LED MARKING AND IDENTIFICATION

The power supply has a single bi-colored LED (green & amber) for indication of the power supply status. POWER SUPPLY CONDITION LED STATE Output ON and OK GREEN No AC power to all power supplies OFF AC present / Only 12VSB on (PS off) or PS in Smart on state 1 Hz Blink GREEN AC cord unplugged or AC power lost; with a second power supply in parallel still with AC input power. AMBER Power supply warning events where the power supply continues to operate; high temp, high power, high current, slow fan. 1 Hz Blink Amber Power supply critical event causing a shutdown; failure, OCP, OVP, Short circuit, Over temperature, Fan Fail AMBER Power supply FW updating 2 Hz Blink GREEN

16.1 AC INLET CONNECTOR

The AC input connector is an IEC 320 C-20 power inlet. This inlet is rated for 16 A / 250 VAC. equipment used in hazardous environments, or nuclear control systems. the date manufactured. Specifications are subject to change without notice.

16.2 DC OUTPUT CONNECTOR PIN LOCATIONS

Figure 18. Back DC output golden finger port