TC4013BP TOSHIBA | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 7

Technical content

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC4013BP, TC4013BF, TC4013BFN (Note) The JEDEC SOP (FN) is not available in TC4013B DUAL D-TYPE FLIP-FLOP Japan. TC4013B contains two independent circuits of D type flip-flop. The input level applied to DATA input are transferred to Q — and Q output by rising edge of the clock pulse. When SET aay input is placed at “H”, and RESET input is placed at “L”, EY yV outputs become Q = “H”, and Q = “L”. When RESET input is wey ye! placed at “H”, and SET input is placed at “L”, outputs ' become Q = “L”, and Q = “H”, When both of RESET input Weight . 0.969 (Typ.) and SET input are at “H”, outputs become Q = “H” and Q 1 1 F(SOP14-P-300-1.27) FN (SOL14-P-150-1.27) Weight : 0.18g(Typ.) Weight : 0.12g (Typ.) MAXIMUM RATINGS PIN ASSIGNMENT CHARACTERISTIC SYMBOL RATING UNIT DC Supply Voltage Veg - 0.5~Vss + 20 Qi 1 14 Vpp Input Voltage V5 - 0.5~Vpp + 0.5 a1 2 13. Q2 Output Voltage Vs5 -0.5~Vpp + 0.5 cCK1 3 12 Q2 DC Input Current [in [ tt0 mA] resets 11 CK2 na0~85 sev 6 9 DATA Storage Temperature -65~ ° (TOP VIEW) LOGIC DIAGRAM. BLOCK DIAGRAM RESET“ 6/8 6 8 SET- GE s s DATA22 2109 5—D Qr-1 9—pD Qt 13 cL ct 3—4ck QP 2 CK Qr— 12 R R cL = 3/11 cL crock PO be ct 4 a cL 961001EBA2 fail due to their inherent electrical sensitivity and vulnerability to physical stress, it the responsiblity of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction oF failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to, property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook. 1997-12-11 1/7

poe fw f+ |e |e fe pow fe f+ |» fe Th | poe fe fe f «fae Te * : Don't Care poe fe | we | ff we fe fa: + A : Level Change

961001 EBA2’

3 The products described in this document are subject to foreign exchange and foreign trade control laws. The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or ‘otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. @ The information contained herein is subject to change without notice. aS |): 7 GE a]

RECOMMENDED OPERATING CONDITIONS (Vss = 0V) STATIC ELECTRICAL CHARACTERISTICS (Vss = OV) CHARACTERISTIC | ao, | TEST CONDITION ep [iain [max [amin | TP. [wax] win, [MAX UNIT High-Level Vow | Llourl <1H8 10] 9.95 9.95 | 10.00 9.95 Output Voltage Vin=Vss, Voo 15| 14.95 14.95 | 15.00 14.95 Vv 5 0.05 0.00 | 0.05 0.05 - < Low-Level Vo, | Hourl <1 10 0.05 0.00 | 0.05 0.05 Output Voltage Vin =Vss, Voo 15 0.05 0.00 | 0.05 0.05 mA v Vour=0.5V, 4.5V | 5 15 2.25] 1.5 15 [our] <1 input [Wr tevel| se [vu=tev pve] — | or] — | o>] ov] — | 10] current] “U7 Level a [vu=ov | v8| — | -01| — |-w=[-or | — |-10 | . 5 1 0.002} 1 30 A Quiescent Supply Vin=Vss, Voo * 10 2 0.004 2 60 M Current 15 4 0.008 | 4 120 * All valid input combinations. SST TT

DYNAMIC ELECTRICAL CHARACTERISTICS (Ta =25°C, Vss=0V, C. = 50pF) CHARACTERISTIC SYMBOL] TEST CONDITION Von(V) | min. [tye] max. | UNIT: Output Transition Time 70 200 (Low to High) thu 35 700 30 80 Output Transition Time 5 70 200 (High to Low) to 10 35 100 15 30 80 Propagation Delay Time towH 130 300 ns (CK-Q, 0) t 65 130 ‘ ia 50 90 Propagation Delay Time t 4 +30 . pLH (SET, RESET -Q, Q) 15 40 90 Propagation Delay Time t " 3 00 pHL (SET, RESET -Q, Q) 40 90 5 3.5 8 Max. Clock Frequency fo 10 8.0 16 MHz 15 12.0 20 Max. Clock Input Rise Time | tra ra Max. Clock Input Fall Time | tia No Limit “s Min. Pulse Width t : % v0 w (SET, RESET) 15 25 50 60 140 ns Min. Clock Pulse Width tw 30 60 25 40 Min. Set-up Time t 10 * su (DATA - CK) 15 15 Min. Hold Time t . * H (DATA - CK) 6 15 Min. Removal Time t 1 * rem (SET, RESET - CK) 15 15 [input capacitance | cw Pt | 997-12- a7

WAVEFORM FOR MEASUREMENT OF DYNAMIC CHARACTERISTICS WAVEFORM 1 20ns 20ns J 30% | 90% ” je he _J ° H 10% 10% tsu ty 20ns 20ns 90% L 30% CLOCK WV 004 10% F; 10% trHL Q YY 50% Ky 50% fr 10% Ne 10% WAVEFORM 2 20ns 20ns i 90% ( 90% SeT i 50% y 50% A 10% 10% tw 20ns 20ns 90% | 90% RESET ! 50% H s0% fr 10% pe 10% tw Q LU 50% i 50% teu teHL 1997-12-11 5/7

DIP 14PIN OUTLINE DRAWING (DIP14-P-300-2.54) Unit in mm 1 s y al 5 / E a # s 7 7 SS 19.75uax Wt 2! 8 oe ee V8 3 2.0051yP, 1480.4 0.5:0.1 xr (10.250) Weight : 0.96g (Typ.) SOP 14PIN (200mil BODY) OUTLINE DRAWING (SOP14-P-300-1.27) Unit in mm 14 8 HEHARAAB 2 | a | = ) a 3 Eig [ ol 3 1 7 10.8MAX Pad Li & & eS) Tons =f 2 ‘| Lows = °: a 0.80.2 Weight : 0.18g (Typ.) 9-12-11 OT

SOP 14PIN (150mil BODY) OUTLINE DRAWING (SOL14-P-150 -1.27) Unit in mm (Note) This package is not available in Japan. 14 8 HHEEBASA = HEHEHE SY 1 7 O.S1STYP 0.4220.07 Blo25G) 8.65+0.1 ba x § 3 ¥| L By ry ES s 0,740.3 Weight : 0.12g (Typ.) 1997-12-11 7/7