TBA990 FAIRCHILD | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 5

Technical content

FAIRCHILD LINEAR INTEGRATED CIRCUIT GENERAL DESCRIPTION - The TBAGGO 1s on integrated color demodulator cuit (or color tetewsion Fecevers ncorooouing two actwe synchronous demedulatrs forthe RY and 8-Y ehear CONNECTION DIAGRAM ance gaan 2 malts Iprodueng he GY color entetence signal, PAL phase sontch and ipflop 16FIN DW circuit (TBA530} it prowdes RGB output signais. PACKAGE OUTLINE 98 * DOUBLE BALANCED SYNCHRONOUS DEMODULATOR | - cscs | «INTERNAL DECODING MATRIX ot I sonsr # INTERNAL PAL SWITCH “ Sous PROVISION FOR OUTPUT OC LEVEL MATCHING } eo yosee MINIMIZED OC LEVEL DRIFT WITH TEMPERATURE nag Eitan «SIMULTANEOUS OC ADJUSTMENT ON CHROMA OUTPUTS OROER INFORMATION TPE PART NO. ABSOLUTE MAXIMUM RATINGS 990 TBA990 Supply Voltage 132V 9900 TBA990QT Internal Pover Dissipation 500 mi Operating Ambient Temperature 20°C to +60°C Storage Temoerat SBIC 10 +125'C tNot recommended for new designs Pin Temperature (Soldering, 10 s) 260°C BLOCK DIAGRAM ‘OUTPUT LEVEL r 7 A ° ei » | fee | oxte 2 CS COD CES Cor Crone wae “Pranar a patented FaWchld poo

FAIRCHILD ¢ TBA990 ELECTRICAL CHARACTERISTICS: T, = 25°C, V, = 12V, See Test Circuit, unless otherwise specified, CHARACTERISTICS CONDITIONS MIN max | units Color Difference Gain RLY Channel (Ay4/13) Vi0 = Vig = S0.mV pkpk 38 viv 8-Y Channet (Ay7/10) f= 4.aMHe 68 vw G-Y Chane! (Note 3) (Note 1) Maximum Color Difference Output Voltage (Notes 2, 3) RLY Output (V4 pk 1 y, put (Va pk-pk) (Notes 2, 3) 6 Bleek B-Y Output (V7 pkpk) 20 Vpkepk GY Output (V5 pkepk) 09 Vpicpke Golor Difference OC Output Vortage FLY Output (V4) 78 v 8-Y Output (V7) 78 v G-Y Output (V5) 15 v Input Resistance of Chroma Inputs (R10, R13), Vio Vig = 20 mv «ms 00 a (Sinusoidal) f = 4.4 MHz 4 Input Cepacitance of Chroma inputs (C10, C13) pF Durput Resistance ai Color Difference Terminals 0 Pe (R4,R5, 7) ee . Peak-to-Peak PAL Switch Output Voltage (V3 pk-pk) (Note 4) Es ee Retwvation Threshold Valiage (VT Teentiication Crreuits Active es ee Deactivation Threshord Voltage (V 38 Vv om Va) Identification Circuit is inactive Identification Input Current (ia) =100 uA Output Voltage Drift (8 Ta = 40°C) DC Output Voltage 1V4) ~30 +50 mv OC Output Voltage (V7) Vin=Vi2=6V -50 +50 mv

0 Output Voltage (V5) —50 +50 mv

Relative DC Output Voltage Change between Channels -20 +20 mv Notes: 1. G-¥ ouput is typically equal to -0.61 (R-Y) -0.19 (8-Y). 2 Increase V4 and Vg until gain is equal t0 0.7 of smail signal gain. PR RTnSEINe aint rT eT RRL om ES 4-229

) F iicinn E = Pi SS Lee pens eee er | UEC ey SSE hess

FAIRCHILD » TBA990 TEST CIRCUIT ae ete t “t ed fed 5 " TE Vine Vig" 60¥ Vg" 95V De

APPLICATION INFORMATION

Tr" T* sun * sean > oy wa sguane + am t tT Sietaence mer = sein ~ oy Lona | = |e : ° ~ ~ : a T” a Ow = “a Te] 5] 4-231

APPLICATION INFORMATION (Cont'd) ‘The function is quoted against the corresponding lead number. IDENTIFICATION BIAS 1. The PAL flip-flop is stopped, for identification purpores, when the voltage on pin 1 increases above 6 V. This threshold is internally generated and has @ proportional behavior with the 12 V supply voltage. The threshold level of 6 V is chosen to match the output characteristic of the TBAGAO and has sufficiently high safety margin above the zero chrome signal level of 4 V to eliminate spurious identifying R-Y SUBCARRIER REFERENCE INPUT 2. A1V pk-pk signal is required via a de blocking capacitor. Under no citcumstances should this signal be less than 0.5 V pk-pk. The input resistance at this pinis typically 5 kf. PAL SQUARE WAVE CIRCUIT 3. The amplitude is 3.5 V pk-pk from an emitter follower, RLY SIGNAL OUTPUT (G-Y at pin and 8-Y at pin 7) 4. These outputs require no external de loads except that direct connection must be made via the low pass filter to the appropriate pins on the RGB matrix TBAS3O. The signals produced are inthe following ratios: Vey “1.78 VRy (a) Vey = 0.85 VR.y (o) Vey = 0.17 Vay. Condition (a) refers to (B-Y} + (R-Y) addition in the G-Y matrix. Condition (b) refers to the phase reversed (R-Y) input signal where (G-Y) is obtained by subtraction, The de levels should each be adjusted, starting with the (B-Y1, to +7.5 V at nominal supply voltage. However, in a complete circuit using the TBA530 matrix and feedback integrated circuit these de levels will be adjusted to give the correct setting of the picture tube drive biack levels. The changes in de level with supply voltage are approximately linear and treck together. ‘The unwanted products of demodulation occurring i the color difference outputs are chiefly 8.86 MHz and harmonics together with a small amount of 4.43 MHz due to possible unbalance in the demodulators. To avoid possible troubles in the receiver because of the radiation of these demodulation products from the RGB drive cireuits, filters must be employed in each of the color-difference outputs from the TBAS9O, The roll-off should begin at about 1.5 MHz and attention should be gwvan to the parallel resonance of the inductors tO ensure that no serious attenuation will occur at less than 1.6 MHz. Also, some advantage may be secured by designing the inductor so that the dip due to its self-resonance occurs at about 4.43 MHz. GY SIGNAL OUTPUT 5. Seepin4. POSITIVE SUPPLY 6. The maximum allowable voltage on this pin is 13.2 V.. BY SIGNAL OUTPUT 7. See pin 4 B-Y SUBCARRIER REFERENCE INPUT 8, The requirements here are identical with those for pin 2. DC LEVEL SETTING FOR 6-Y OUTPUT SIGNAL 9. See test circuit diagram, and also pin 4. CHROMINANCE 8-Y INPUT SIGNAL 10. An input signal of approximately 360 mV pk-pk {color bars) is required at this pin. The input impedance is greater than 800 §2 and the input capacitance is less than 10 pF, DC LEVEL SETTING FOR G-Y OUTPUT SIGNAL 11. See test circuit diagram, and also pin 5. DC LEVEL SETTING FOR R-Y OUTPUT SIGNAL 12. See test circuit diagram, and also pin 4 CHROMINANCE R-Y INPUT SIGNAL. 13. An input signal of approximately 500 mV pk-pk (color bars) is required at this pin. The input imedpance is the same as for pin 10. LINE PULSE INPUT (flip-flop synchronizing) 14. A waveform derived from the tine timebase can be used for synchronizing providing that its amplitude lies between 2 V and 5 V pk-pk. The trigger point occurs where the negative going edge crosses approximately 40.6 V. NOT CONNECTED 15, This pin should not be used for external connections. GROUND 16. See pin 16. . 4-232