TA8803 YONGFUKANG | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 13
Technical content
T A 8803 3W Filterless St ereo Class-D Audio Amplifier with Digital Volume Control Efficiency(%) Key Features General Description 3W Output at 10% THD with a 4 Ω Load and 5V Power Supply Filterless, Low Quiescent Current and Low EMI The TA8803 is a 3W, class-D audio amplifier with 64-step digital volume control. It offers low THD+N, allowing it to produce high-quality sound reproduction. The new filterless a rchitecture Low THD+N allows the device to drive the speaker directly, 64-step Digital Volume Control Superior Low Noise Low pop noise Efficiency up to 90% Short Circuit Protection Thermal Shutdown Few External Components to Save Space and Cost without needing low-pass output filters which will save 30% system cost and 75% PCB area. With the same numbers of external components, the efficiency of the TA8803 is much better than class-AB cousins. It can extend the battery life, ideal for portable applications. Pb-Free Package
Applications
The TA8803 is available in a SSOP-24 package. LCD Monitors/TV Projectors Notebook Computers Portable Speakers Portable DVD Players, Game Machines Cellular Phones/Speaker Phones Typical Application VD D 1μF PVDD 10μF 1μF 100 Efficiency vs Output Power R L =8Ω R L =4Ω 7 18 5 2 3
4 VDD GND PVDD PGND PGND 21
SP_L +OUT_L -OUT_L +OUT_R -OUT_R SP_R 0 0.5 1 1.5 2 2.5 IN L .47μF INL INR TA8803 0.47μF INR Output Pow er(W) 1μF VREF UP Radiated Emissions ON MUTE ON MUTE MUTE DN SHDN SHDN SHDN NC NC NCNCPVDD PGND RST PGND FCC Class B Limit 9 11 12 16 1μF PVDD 10μF TEL:0755-82863877 13242913995 E-MAIL:panxia168@126.com http://www.szczkjgs.com
T A 8803 3W Filterless St ereo Class-D Audio Amplifier with Digital Volume Control Interface Control Attenuation D ecoder TA8803 XXXYWWLL Block Diagram VDD PVDD PGND INR UP DN RST MUTE SHDN VDD/2 MODULATOR INTERNAL OSCILLATOR DRIVER Thermal Protection BIAS AND REFERENCES +OUT_R -OUT_R VREF OSC Current Protection INL VDD/2 MODULATOR DRIVER +OUT_L -OUT_L GND PVDD PGND Pin Configuration & Marking Information Top View SSOP-24 -OUT_L PGND PGND +OUT_L PVDD MUTE VDD INL NC -OUT_R PGND PGND +OUT_R PVDD SHDN GND INR NC X: Internal Code Y: Year WW: Week LL: Internal Code VREF NC RST UP NC 12 13 DN
T A 8803 3W Filterless St ereo Class-D Audio Amplifier with Digital Volume Control p Pin Descriptions Pin Number Pin Name
Description
-OUT_L Left Channel Negative Output PGND Power GND PGND Power GND +OUT_L Left Channel Positive Output PVDD Power VDD MUTE Mute Control Input ac tive low）, pull-up VDD Analog VDD INL Left Channel Input NC No Connect VREF Internal analog reference, connect a bypass capacitor from VREF to GND NC No Connect NC No Connect DN Volume down Control (active low) UP Volume up Control (active low) RST Volume Controller Reset (active low) NC No Connect INR Right Channel Input GND Analog GND SHDN Shutdown Control Input(active low), pull-down PVDD Power VDD +OUT_R Right Channel Positive Output PGND Power GND PGND Power GND -OUT_R Right Channel Negative Output Absolute Maxi mum Ratings These are stress ratings only and functional operation is not implied . Exposure to absolute maximum ratings for prolonged time periods may affect device reliability . All voltages are with respect to ground . DD Recommended Operating Conditions
T A 8803 3W Filterless St ereo Class-D Audio Amplifier with Digital Volume Control Thermal Information Parameter Symbol Package Maximum Unit Thermal Resis tance (Junction to Ambient) θ JA SSOP-24 °C/W Electrical Characteristic V DD =5V, Gain = 18dB, R L =8Ω,T A =25°C ，unless otherwise noted. PARAMETER SYMBOL CO NDIT IO NS MIN TYP M AX UNITS Suppl y Voltage Range V DD 2.2 5.5 V Quiescent Current I Q No Load mA R L =8Ω R L =4Ω 8.5 Mute Current I MUTE V MUTE =0V 2.5 mA Shutdown Current I SHD N V SHDN =0V 0.5 μA SHDN Input High V SH 1.2 V SHDN Input Low V SL 0.5 MUTE Input High V MH 1.2 V MUTE Input Low V ML 0.5 Output Offset Voltage V OS No Load 120 300 mV Drain-Source On-State Resistance R DS (ON) I DS =0.5A P MOSFET 0.3 0.40 Ω N MO SFET 0.22 0.35 Output Power P O f=1kHz R L 8Ω,THD=1% 1.1 1.3 W R L 8Ω,THD=10% 1.5 1.7 R L 4Ω,THD=1% 1.9 2.1 R L 4Ω,THD=10% 2.8 3.0 Total Harmonic Distortion Plus Noise THD+N R L =8Ω, P O =0.5W 0.19 R L =8Ω, P O =1.0W 0.22 R L =4Ω, P O =1.0W 0.17 R L =4Ω, P O =2.0W 0.25 Power Supply Ripple Rejection PSRR No input, f=1kHz, Vpp=200mV dB Channel Separation CS P O =1W, R L Ω dB Oscillator Frequency f OSC 250 kHz Efficiency η P O =1.7W, f=1kHz, R L =8Ω P O =3.0W, f=1kHz, R L =4Ω Signal Noise Ratio SNR f =22 to 22kHz THD=1% R L =4Ω dB R L =8Ω dB Under Voltage Lock-out UVLO 1.95 V Over Temperature Protection O TP 150 Over Temperature Hysteresis OTH SiXplore Microelectronics ,Inc
T A 8803 3W Filterless St ereo Class-D Audio Amplifier with Digital Volume Control Po=2W Po=2W Typical Operating Characteristics A =25°C) 1. THD+N vs Output Power R L =4Ω, Gain = 18dB V DD =2.5V V DD =3.6V 2. THD+N vs Output Power R L =8Ω, Gain = 18dB V DD =2.5V V DD =3.6V 0.5 0.2 0.1 V DD =5V 0.05 0.02 V DD =5V 0.01 10m 20m 50m 100m 200m 500m 2 4 10m 20m 50m 100m 200m 00m 1 2 4 W W 100 3. THD+N vs Output Power V DD =5V, R L =4Ω, Gain = 18dB 100 4. THD+N vs Output Power V DD =5V, R L =8Ω, Gain = 18dB 0.5 f=1kHz 0.5 f=100Hz f=1kHz 0.2 0.1 0. 05 0. 02 0. 01 f=10kHz f=100Hz 0.2 0.1 0. 05 0. 02 0. 01 f=10kHz 20m 50m 100m 200m 500m 1 2 W 20m 50m 1 00m 2 00m 5 00m 1 2 W 100 5. THD+N vs Frequency V DD =5V, R L =4Ω, Gain = 18dB 100 6. THD+N vs Frequency V DD =5V, R L =8Ω, Gain = 18dB 0. 5 Po=2W 0. 5 Po=1W 0. 2 0. 1 0. 05 Po=1.5W 0. 2 0. 1 0. 05 Po=0.5W 0. 02 0. 02 0. 01 50 100 200 500 1k 2k 5k 10k Hz 20k 0. 01 50 100 200 500 1k 2k 5k 10k Hz 20k SiXplore Microelectronics ,Inc
T A 8803 3W Filterless St ereo Class-D Audio Amplifier with Digital Volume Control p Hz Typical Operating Characteristics (continued) 100 7. THD+N vs. Frequency Po=0.8W,R L =4Ω,Gain=18dB 100 8. THD+N vs. Frequency Po=0.1W,R L =8Ω,Gain=18dB 0. 5 V DD =3.3V 0. 5 V DD =3.3V 0. 2 0. 1 0. 05 0. 02 V DD =5V 0. 2 0. 1 0. 05 0. 02 V DD =5V 0. 01 50 100 200 500 1k 2k 5k 10k Hz 20k 0. 01 50 100 200 500 1k 2k 5k 10k Hz 20k +35 +30 9. Frequency response V DD =5V, Gain =18dB 10. Power Supply Ripple Rejection VS Frequency V DD =5V with 200mVpp Ripple +20 +10 d +25 -10 -20 d -30 -40 +15 -60 20 5 0 1 00 2 00 5 00 1 k 2 k 5 k 1 0k Hz 20k -70 20 5 0 1 00 2 00 5 00 1 k 2 k 5 k 10k Hz 20k -10 -20 -30 -40 -50 -60 d -70 B V -80 -90 -100 -110 -120 -130 -140 -150 11. FFT of Noise Output V DD =5V, Gain = 18dB -40 -50 -60 -70 d B -80 -90 -100 -110 12.Channel Separation V DD =5V, R L =4Ω, P O =1.0W,Gain = 18dB R to L L to R 20 50 100 200 500 1k 2k 5k 10k Hz 20k 20 50 100 200 500 1k 2k 5k 10k Hz 20k
T A 8803 3W Filterless St ereo Class-D Audio Amplifier with Digital Volume Control Output Power(W) Output Powe r (W) Typical Operating Characteristics (continued) 3.5 2.5 1.5 0.5 13. Output Power vs Power Supply R L =4Ω 10% ΤΗD 1%ΤΗD 2 3 4 5 Supply Voltage (V) 2.5 1.5 0.5 14. Output Power vs Power Supply R L =8Ω 10% ΤΗD 1%ΤΗD 2 3 4 5 Supply V oltage Gain Setting DD =5V) Step Gain (dB) Step Gain (dB) Step Gain (dB) Step Gain (dB) -75.0 4.8 33 11.2 49 17.6 -39.7 5.1 34 11.6 50 18.0 -34.0 5.5 35 12.0 51 18.4 -28.2 5.9 36 12.3 52 18.8 -22.4 6.3 37 12.7 53 19.2 -16.5 6.7 38 13.2 54 19.6 -10.5 7.1 39 13.6 55 20.0 -8.0 5 40 14.0 56 20.4 -5.5 9 41 14.4 57 20.9 8.3 42 14.8 58 21.3 8.7 43 15.2 59 21.7 1.1 1 44 15.6 60 22.1 2.6* 9.6 45 16.0 61 22.5 0 46 16 4 62 4 47 16 8 63 *Power on gain or gain after reset. Note: Gain could have 1dB deviation device to device.
T A 8803 3W Filterless St ereo Class-D Audio Amplifier with Digital Volume Control Application Notice 1． When TA8803 works without filter, we must connect the speaker before turn on. Else, it will be easy to damage the chip. 2． When TA8803 works without filter, it will be best that adding a ferrite chip bead at the outgoing line of speaker in order to suppress possible electromagnetic interference . 3． The absolute maximum rating of operation voltage is 6.0V. While using 6V power regulator, even the chip can deliver 4W sine wave with a 4 Ohm speaker, it is not recommended for long term using due to the heat dissipation. But if the input signal is a music signal, then it can work in long term since the average power output is much less than 4W. When using dry battery cell, we should notice that if the battery cell is 4 new dry batteries or alkaline batteries, even the voltage will be over 6V, it still can work safety. Since the output voltage of the 4 pack of new dry batteries will be reduced very quickly after turn on due to the internal resistance of the battery. There is no dangerous of damaging the chip when playing music or speech, even use 4 new dry batteries. To reduce the effect of the increasing of internal resistance of battery after long term discharging, it is recommended to connect a 1000uF electrolytic capacitor between the power supply and the ground. 4． Because digital volume control has big gain, we can not make input signal too high to cause the clipping of the output signal when increase volume, also it may damage the chip. Test Setup for Performance Testing AP System One Generator Notes TA8803 Demo Board +OUT Input GND U T VDD Power Supply Load AP Low Pass Filter AU X 0025 AP System One Analyzer 1. The AP AUX-0025 low pass filter is necessa ry for every class-D amplifier measurement done by AP analyzer. 2. Two 22 μH inductors are used in series with load resistor to emulate the small speaker for efficiency and quiescent current measurement.
T A 8803 3W Filterless St ereo Class-D Audio Amplifier with Digital Volume Control
Application Information
As shown in block diagram(page 2),the TA 8803 has two internal amplifiers stage. The first stage's gain is externally con figurable, while the second stage's is internally fixed in a fixed-gain, inverting configuration. The closed-loop gain of the first stage is set by selecting the ratio of R f to R i while the second stage's gain is fixed at 2x. Consequently, the differential gain for the IC is A VD =20*log [2*(R f i There are 64 discrete gain settings ranging from +24dB maximum to -75dB minimum. Upon device power on or applied a logic low to the RST pin, the amplifier's gain is set to a default value of -4.5dB. However , when coming out of mute mode, the TA 8803 will revert back to its previous gain setting. Volume levels for each step vary and are specified in Gain Setting table on page 7. If both the UP and DN pins are held high, no volume change will occur. Trigger points for the UP and DN pins are at 70% of V DD minimum for a The TA8803 sets maximum R f =218k Ω and logic high, and 20% of V DD maximum for a logic minimum R i =27k Ω, thus the maximum closed- low. It is recommended, however, to toggle UP gain is 24dB. Digital Volume Control (DVC) The TA8803 features a digital volume control which consists of the UP , DN and RST pins. An a n d D N b e t w e e n V DD performance. UP/DN VOLUME LEVEL a n d G N D f o r b e s t internal clock is used where the clock frequency value is determined from the following formula: 3.5 cycles 9.5 cycles 2 cycles 2 cycles f CLK = f OSC / 2 The oscillator frequency f OSC Figure 1.Timming Diagram Mute Operation value is 250kHz typical,with ±20% tolerance.The DVC’s clock The MUTE pin is an input for controlling the frequency is 33Hz (cycle time 30ms) typical. Volume changes are then effected by toggling either the UP or DN pins with a logic low. After a period of 3.5 clocks pulses with either the UP or DN pins held low, the volume will change to the next specified step, either UP or DN, and followed by a short delay. This delay decreases the longer the line is held low, eventually reaching a delay of zero. The delay allows the user to pull the UP or DN terminal low once for one volume change, or hold down to ramp several volume changes. The delay is optimally configured for push button volume control. If either the UP or DN pin remains low after the first volume transition the volume will change again, but this time after 9.5 clock pulses. The followed transition occurs at 2 clock pulses for each volume transition. This is intended to provide the user with a volume control that pauses briefly after initial application, and then slowly increases the rate of volume change as it is continuously applied. This cycle is shown in the timing diagram shown in figure 1. output state of the TA8803 . A logic low on this pin disables the outputs, and a logic high on this pin enables the outputs. This pin may be used as a quick disable or enable of the outputs without a volume fade. Quiescent current is liste d in the electrical characteristic table. The MUTE pin can be left floating due to the pull-up internal. Shutdown operation In order to reduce power consumption while not in use, the TA8803 contains shutdown circuitry that is used to turn off the amplifier's bias circuitry. T his shutdown feature t urns the amplifier off when logic low is placed on the SHDN pin. By switching the SHDN pin connected to GND, the TA8803 supply current draw will be minimized in idle mode. The SHDN pin cannot be left floating due to the pull-down internal. SiXplore Microelectronics ,Inc
T A 8803 3W Filterless St ereo Class-D Audio Amplifier with Digital Volume Control Power supply decoupling The TA8803 is a high performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output THD and PSRR are as low as possible. Power supply decoupling is affecting low frequency response. Optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series- resistance (ESR) ceramic capacitor, typically 1.0 μF, placed as close as possible to the device function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the internal analog reference to the amplifier , which appears as degraded PSRR and THD+N. Bypass capacitor (C BYP ) values of 0.47 μF to 1.0 μF ceramic is recommended for the best THD and noise performance. Increasing the bypass capacitor reduces clicking and popping noise from power on/off and entering and leaving shutdown. Under Voltage Lock-out (UVLO) V DD terminal works best. For filtering lower- frequency noise signals, a larger capacitor of The TA8803 incorporates circuitry designed to 10μF (ceramic) or greater placed near the audio detect when the supply voltage is low. When the power amplifier is recommended. Input Capacitor (C i Large input capacitors are both expensive and space hungry for portable designs. Clearly, a certain sized capacitor is needed to couple in low frequencies without severe attenu ation. But in many cases the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 100Hz to 150Hz. Thus, using a large input capacitor may not increase actual system perfor mance. In this case, input capacitor (C i ) and input resistance i ) of the amplifier form a high-pass filter with the corner frequency determined equation below, supply voltage drops to 1.85V or below, the TA8803 outputs are disable, and the device comes out of this state and starts to normal functional when the supply voltage increases. Short Circuit Protection (SCP) The TA8803 has short c ircuit protection circuitry on the outputs that prevents damage to the device during output-to-output and output- to-GND short. When a short circuit is detected on the outputs, the outputs are disable immediately. If the short was removed, the device activates again. Over Temperature Protection f C = 1 2πR i C i In addition to system cost and size, click and pop perfor mance is affected by the size of the input coupling capacitor, C i . A larger input coupling capacitor requires more charge to reach its Thermal protection on the TA8803 prevents damage to the device when the internal die temperature exceeds 150°C. There is a 15 degree tolerance on this trip point from device to device. Once the die temperature exceeds the thermal s et point, t he device outputs a re fault. The thermal quiescent DC voltage (nominally 1/2 V DD ). This charge comes from the internal circuit via the feedback and is apt to create pops upon device enable. Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on pops can be minimized. Analog Reference Bypass Capacitor (C BYP The Analog Reference Bypass Capacitor (C BYP ) is the most critical capacitor and serves several important functions. During start-up or recovery from shutdown mode, C BYP determines the rate at which t he amplifier s tarts up. The s econd disabled. This is not a latched fault is cleared once the temperature of the die is reduced by 60°C. This large hysteresis will prevent motor boating sound well and the device begins normal operation at this point with no external system interaction. How t o Reduce EMI (Electro Magnetic Interference) A simple solution is to put an additional capacitor 1000uF at power supply terminal for power line coupling if the traces from a mplifier to speakers are short (<20cm).
T A 8803 3W Filterless St ereo Class-D Audio Amplifier with Digital Volume Control p
Ordering Information
X Shipping Package Number of Pins Package Type Part Number Marking Package Type Shipping Package TA8803 NHR TA8803 XXXYWWLL SSOP-24 2,500 Units /Tape & Reel
T A 8803 3W Filterless St ereo Class-D Audio Amplifier with Digital Volume Control Outline Dimension SSOP-24