TA8430AF TOSHIBA | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 10
Technical content
TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC STEPPING MOTOR DRIVER IC The TA8430AF is 2 Phase Bipolar Stepping Motor Driver IC designed especially for low operating voltage use FDD and other portable equipments. FEATURES. \\ —— SL @ 2 Phase Bipolar Stepping Motor Driver WY w= (Ss © Low Voltage Use : Vcc opr=4V (Min.) @ Power Save and Stand-by Mode available Ic¢c stand-by 100A HSOP16-P-300-1.00 © Built-in Punch Through Current Restriction Circuit Weight : 0.50g (Typ.) @ 1,2 and 1-2 Phase Excitation Drive available @ C-MOS Compatible Inputs (INA, INB, PS, ST) @ Output Current up to 400mA (AVE) and 600mA (PEAK) @ Sealed in PFP 16 SM Package @ HEAT SINK is connected with GND with low impedance. 961001684 @ TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook. Sir products described in this document are subject to foreign exchange and foreign trade control laws. The information contained herein is presented oniy as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual Property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual Property or other rights of TOSHIBA CORPORATION or others. @ The information contained herein is subject to change without notice. 1997-08-27 1/10
sv . Vee, V5 " Le | ee Ho | oa DRIVER @o— i ee og |_| z ST | ‘STAND-B' of Cae Ores eno (Note2) 3 RREG *S | Noten (Note 1) GND terminal of 12/13 connect to FIN. _ (Note 2) Output Voltages, appeared at gA, gA, $B and ¢B, are adjusted by Rreg when Power Save function is selected. (Note 3) Utmost care is necessary in the design of the output line, Vcc, Vs and GND line since IC may be destroyed due to short-circuit between outputs, air contamination fault, or fault by improper grounding. PIN FUNCTION | inno. | SYMBOL FUNCTION A channel enable [2 | ENa _[@ channel enable | 3 | Vcc [Supply voltage | 4 | __INA___[A channel reciprocal switching [—s_[ Ina] channel reciprocal switching | 6 | PS‘ Energy-saving signal input | 7 | REG [Output voltage setting | 8 | st ___ [Stand-by signal input | 9 | Vs [Supply voltage |} 10 | ge [Boutput | 11 |B [Boutput | 12 | PG ____|Power supply GND connection [13 | PG __| Power supply GND connection p14 | GA [Aoutput [16 [Vs | Supply voltage [FIN [GND JGND connection 1997-08-27 2/10
Post fen fps Tin Tg TUPPER SIDE SATURATION VOLTAGE Vs=Vee GAT)U Vs=Vce (SAT) U Pp oH f Hof we fT tt te fH YT Vreg (Note) Vreg (Note) (Note) VpEG is a voltage appeared at PIN® and its value becomes approximately equal to Vout in power operation period. ENABLE [=> | OPERATION ENABLE ENABLE OPERATION Pox x STAND BY X : Don't Care co : High Impedance INPUT STEP CIRCUIT DIAGRAM Voc Fin (GND) ENA, ENB, INA, INB, PS VREG OUTPUT CIRCUIT DIAGRAM Ns on ©) VreEG output voltage can be selected with RREG > | Ay c | exterior resistance. ® Ra If VrEg is not used (as in the case of double-phase IReG= { QO. magnetization), use pin@ in the open position. menor nes M 7 input = (Do not connect to Vcc or GND pins.) cr Use the following formula to obtain the output VREG #RREG voltage. VouT=VREG=RREG x 56x 10-5 1997-08-27 3/10
® ZT Internal bias Vee z Internal bias S Veh=35V J O FIN ® GND oT TIMING CHART Single-phase magnetization Double-phase magnetization H H A oF ru, Huy a Or TL Le L L 7 | i | 8 oF oO uu 8 ofr L | L J 4H _uH Kor a ees Ol el x or J. LP te L | L | - 4H -4uH oo oo lo aa — L L Vs1 Vs1 Vs -Vs1 Vs1 | Vst | -Vs1 -Vs1 1 1 Tm a ir 0 7 0 1 1 0 | 0 . ENA | | ENA o 0 1 a ENB | ENB ° ° 1 1 st st 0 0 * Vs1=Vs-(VsaT U+VSAT LD) * Vs1=Vs-(VsaT U+VSAT L) 1997-08-27 4/10
Single-/double-phase magnetization ao oe L 4 |
8 OFF - 4 W—
‘ | ou A ort d Ho Ye te Lu 3 ort ‘ ee ed Vs1 ~Vs1 si | INA | ° T NB ENA | | ENB | | Ps 0 a st * Vs1=Vs-(VsaTU+VsaT L) 1997-08-27 5/10
Single-/double-phase magnetization (with energy-saving function) 5 wep Tp L vsi === vsz === eV$1er tt 227 777---7> A VS22 ooo onan en nnnn enna B phase 0 INA | INB | ENA ENB | . CLELPLP LPIA : 1 st Vs1 =Vs -(VsaT U + VSAT L) Vs2 = VREG ~ VSATL 1997-08-27 6/10
MAXIMUM RATINGS (Ta = 25°C) CHARACTERISTIC SYMBOL RATING UNIT [vec J 8 Supply Voltage vs | oY Output Corrent lo (ave, Input Voltage GND -0.4~Vcc +0.4 Vv p 9 Vst. VEN ce Power Dissipation Pp(Note) [1.4 | CW CY Operating Temperature -40~85 =55~150 (Note) 60 x 30 x 1.6mm PCB occupied in excess of 50% of copper area, mounting. ELECTRICAL CHARACTERISTICS (Ta = 25°C, Vcc = 5V, Vs =5V, ST=5V, PS=OV, EN=5V) EST [ cvmmacrensne | smear [fe rest conomon [| ve | nr cult [Output open Sd ‘| | 2 Ice2 Output open, PS=5V L— |} 20 | ENB =5V Iec3 Output open ENA =SV, 15 Supply Current 1 ENB =0V \\ Output open, | ENB=5V ccs PS =5V ENA =5V, ENB =0V ees sT=OV Input Voltage 1 . 3.5 Vi Vv Panos VsTH ©, @, ©, ®pin cc VsTL TNL Vin =0V we | — | 025 | 5.0 | Input Current lENH: IPSH Ven=Ves=35¥] 6) @ pin L— | 0 | 0-1 | yA lENL: !PSL VEN =Vps =0V | — [025 | 5.0 | Vsr=35V | P= ofr] IsTL VsT=0V pn [= | 65] 110 | 1997-08-27 7/10
EST| CHARACTERISTIC SYMBOL |CiR- TEST CONDITION TYP. | MAX. | UNIT (CUIT| Wear four=00nA| — [08 | — | Saturation Voltage VsaT U2 2 'ouT=400mA [| — | 09 | 12 | Vv Output Control Upper Reco a39k [louT=100mA [| — [ 20 | — | Vv Voltage VREG2 REG = lout=400ma| — | 19 | — | Control Circuit Output fmt | wes [sf = wo mf Diode Forward Voltage FU IF =400mA HH | | — [ 10 | 20 | Operating Supply Voltage Range Vcc (opr) v Propagation Ry =8.20 [=~ Delay Time CL= 150F [= perp=| tout =. P-[ 5s] — | TEST CIRCUIT 1 TEST CIRCUIT 2 5vO O5v 5svO Osv lee +o OAS 1S ‘. 10 = 10 Q 6) HINA @O—-G @ ENA, Conia > ©-g $ q Z thio 7 svo NB oe ° > @—G @ Le J ‘ens TA8430AF TA8430AF o © @O—-@ | Isr iy S svo a ey thio ©—@ lb 2 ° 5vO @) > Ips, @ om 2) om ry r 7 & IEG F iy 1997-08-27 8/10
[i5) q [> g On > TAB430AF 3. “0 @ [D> lo Q '® 9) ey = ; Pp - Ta rth - t Ri S$ rs St | Seren anen son oven C |e ce aen conrourenm fT 2 [| | @ NO HEAT FIN s COPPER AREA 50% OVER — t(s) CN Bj-0= 140°C) W Eno Bo Noe LT ee & Eero PNECELEEET ZNO = ost ns B Eee aa el | Pa B oa CECCCCe SS Lo 3 * LA ~ a oP SS ee er | | 0 25 50 75 100 125 150 175 1 10 100 1000 AMBIENT TEMPERATURE Ta (°C) PULTH WIDTH t (s) 4997-08-27. 9/10
HSOP16-P-300-1.00 Unit : mm 3.4+0.1 16 9 HAARe NoAaag CEH ELL a} 9 g) 2 o oa HUY og HOO YY oodd 1 8 4.0TvP 0.4204 psraaey 25] 13.5MAX 13.040.2 a 2 <8 GS ? <4] bay S 0.92+0.2 Weight : 0.50g (Typ.)