T74LS374 STMICROELECTRONICS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 5

Technical content

ky I; SGS-THOMSON ” THOT M. MICROELECTRONICS T74LS374 OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS ON ee ees « EDGE-TRIGGERED D-TYPE INPUTS =» BUFFERED POSITIVE EDGE-TRIGGERED . S = 3-STATE OUTPUTS FOR BUS ORIENTED AP- <i SO PLICATIONS By a HYSTERESIS ON OUTPUT ENABLE INPUT TO hay YY it eral IMPROVE NOISE MARGIN YY fit a INPUT CLAMP DIODES LIMIT HIGH SPEED To, TERMINATION EFFECTS BI pt a FULLY TTL AND CMOS COMPATIBLE (Plastic Package) (Ceramic Package) DESCRIPTION , The T74LS374 is a high-speed, low-power Octal D- . Mrs type Flip-Flop featuring separate D-type inputs for ¥ wees , ee each flip-flop and 3-state outputs for oriented appli- Near a cations. A buffered Clock (CP) and Output Enable St (OE) are common to all flip-flops. Mi ci i (Micro Package) (Plastic Chip.Carrier)- PIN NAMES : ORDER CODES: . _ | 00-Dz DATA INPUTS T74LS374 D1 T74LS374 Ci cP CLOCK (active HIGH going edge) INPUT T74LS374 B1 T74LS374 M1 OE OUTPUT ENABLE (active LOW) INPUT coh Qo-O7 | OUTPUTS _ . PIN CONNECTION (top view) , i : DUAL IN LINE CHIP CARRIER : | . [1] ae Vor a} : esBb tg Bio 0, [8] : o Os 1 To, . os wo on % os 16 1} % . D Oe. : (ie * % bs] * ‘ 9 on RB [} 0, o, [4] elalestata od 8 ati eeaee™™ oo (y}o 0 (2) NC = No Internal Connection ; : ced (»] ao ep [11] . rea . September 1988 tis ees

LOGIC SYMBOL AND LOGIC DIAGRAM Tat me wat “ 34718 B78 TE as 2 foe Be Os 05 Ds Dy Dy en | IF ago, Oe Oy Oy Os 05 OF) rcanrs a : 2569 2569 - . Diet oy 7 D 0, ms % om : . Db iD : o \\ o oe ' d b, de ab — Db de -aby cde. aby , do ab - “|. oe De - * ; ee ae ee Oe ee a ee ee es ee ee ee ry Tis V6 Ti) Tez Te8 Tie Tea - O% a % o o, Os % Op ution VCC = Pin 20 , . GND = Pin 10 . ()= Pin numbers . nee ABSOLUTE MAXIMUM RATINGS : we Lo Symbol| Parameter] Valve | unit | Supply Voltage ~ 0.5 to.+ 7. {tov Input Voltage, Applied to Input -O05to+15 - Output Voltage, Applied to Output - 0.5 to +10 [on | Input Current, Into Inputs =30to+5 [lo | Output Current, into Outputs [60 ma Stresses in excess of those listed under "Absolute Maximum Ratinigs" may causé perfnanent damage to the device. . . ° This is a stress rating only and functional operation of the device at these or any other canditionsin excess of those indicatedin the operational sections. of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may-affect device reliability. : GUARANTEED OPERATING RANGE . : Part Numbers Supply Voltage . Temperature : | Min. | Typ. | Max. | asi T74LS374XX 4.75V 5.25 V 0°C to + 70°C XX = package type. . mo :

TRUTH TABLE eee ee cee ar eel etree nee | On | cp | oF [ a | T-46-07-11- PoP) ay gt votage Loves . poe) EetowVvotage teva - * X= Don'tCare a “Note : Contents of flip-flops unaffected by the state of the Output Enable input (OE). . vs FUNCTIONAL DESCRIPTION. . : : : The.LS374 consist of eight edge-triggered flip-flops sition. With the Output Enable (OE) LOW, the con- with Individual D-type inputs and 3-state true out- tents of.the eight flip-flops are refected on the out- puts. The Clock and Output Enable are common. puts. When the OE is HIGH, the outputs go to-the The eight flip-flops will store the state of their in- high impedance state. Operation of the. OF input dividual D inputs that meet the set-up and hold time does not affect the state of the flip-flops. ~. - requirements on the LOW-to-HIGH Clock (CP) tran- —- _ i DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE Le Te Test Condition mit |: Vin Input HIGH Voltage Guaranteed Input HIGH Voltage: |: -V for All Inputs . ced. Vit Input LOW Voltage Guaraiteed Input LOW Voltage - Vv. for All Inputs “ . Input Clamp Diode Voitags |__| -0.65 | - 1.5 | Voc =MIN, In =-18 mA Vou Output HIGH Voitage Veo = MIN, loy =-2.6mA Vv - Vin = Vin or Vit per Truth Table. Vor Output LOW Voltage Voc = MIN, Output Off Current HIGH Voc.= MAX, Vout = 2.7 V pA: Ve = 2,0 V . . Output Off Current LOW | of |] Veo = MAX, Vour = 0.4.V Ve = 2.0 V _ ; Input HIGH Current || 20 [vec = MAX, Vin=2.7V- | pa | . Input HIGH Current at MAX Veco = MAX, Vin = 7.0 V ~~ mA’ | Input Voltage - — Input LOW Currant | | 04 Veo = MAX, Viv = 0.4 V [ ma_| Output Short Circuit Current -30 Veco = MAX, Vout = 0 V mA ‘note 2) . : Power Supply Current Output 27 Vec = MAX, Vin = 0V mo Off Ve = 4.5 V - : Notes : 1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions: + 2) Not more than one output should be shorted at a time. ° . (‘) Typical values are at Vcc = 5.0 V, Ta = 25 °C. . *

tear CP to Output 19 28 : =. AC SET-UP REQUIREMENTS : Ty = 25 °C : : . AC WAVEFORMS AND LOAD CIRCUIT : : . Figure 1. Cae