T6B07 TOSHIBA | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 10
Technical content
TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC The T6B07 is an 80-channel-output column driver for an STN dot matrix LCD. The T6B07 features 28-V LCD drive voltage and a 10-MHz maximum operating frequency. The T6B07 is able to drive LCD panels with a duty ratio of up to 1/240. It is recommended for use with the T6B08. — FEATURES — © Display duty application : to 1/240 S : ee @ LCD drive signal : 80 a @ Data transfer : 1, 2, 4-bit bidirectional ®@ Operating frequency : 10MHz @ LCD drive voltage : 11 to 28V (max 30V) © Operating voltage : 3.0 to 5.5 QFP100-P-1420-0.658 @ Operating temperature : -20 to 75°C Weight : 1.609 (typ) @ LCD drive output resistance : 2.2k (max) (12.8V, 1/9 bias) git: 1.009 (yp. © Display-off function : When /DSPOF is L, all LCD drive outputs (01 to 080) remain at the Vpp level. @ Low power consumption : Cascade connections and auto enable transfer functions are available. BLOCK DIAGRAM 080 to 01 oy Y Drive Timing V+ [chip Enable Level yt yt Vss SCP DIR Di D2 D3 Dla £101 £102 LP FR Vop| v3 ‘JDSPOF V2 > V5
961001 BA2
@ TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fall due| to theit inherent electrical sensitivity and vulnerability to physical stress. i i the responsibilty of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified ‘operating rangot as tot forth in the mott recent products pecificatione. Alzo, plese keep in mind the precautions and conditions tot forth in tho TOSHIBA’ Semiconductor Reliability Handbook g Ihe Products described in this document are subject to foreign exchange and foreign trade control laws Zhe [information contained herein 's presented only as a guide for ‘the applications, of our products. No responsiblity is assumed by, TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. @ the information contained herein is subject to change without notice 1997-04-07 1/10
Too 99 90 97 96 95 96 92 92 91-90 09 88 87 06 OS OF O22 OF o1 1 80 080 O82 sow mvex 78 078 on 4 nflor ost s 76 flo7s os 6 rsflors o7 7 748074 08 8 73 8073 09 9 728072 oro 10 niflon on 7oflor o12§ 12 69 069
013 B13 68 068
016 B16 (TOP VIEW) 65 O65
21 2223-0435 3697 89 AS AS 7 8 90 8888838388833 333S 38 38 1997-04-07 2/10
01 to O80 Output for LCD drive signal DI1 to Di4 Input for shift data (Shift Clock Pulse) scp Input Input for shift clock pulse (Frame) Input for frame signal (Latch Pulse) LP Input Input for shift clock pulse Display data is latched on the rising edge of LP. (Dual Mode) Terminal for dual input mode or single input mode select input | Direction) Vo to Vss P Input for data flow direction select (Data Format) DF1, DF2 Input Input for selection data format (1-bit, 2-bit, 4-bit) Input/output for ENABLE signal pot f t | our] in_| 10 pou fH | ww | our | } H [| t | our] ow | Lf Hf our Tn (Display Off) / DSPOF Input /DSPOF=L : PisPlayoff mode, (O01 to O80) remain at the Vpp /DSPOF=H : Display-on mode, (01 to 080) are operational. | Vpp __| _— __|Power supply for internal logic (5V) | Vss___| — _ [Power supply for internal logic (OV) [V2 __ | —__ [Power supply for LCD drive circuit [ v3 _| —__|Power supply for LCD drive circuit j vw | — | Power supply for LCD drive circuit RELATION BETWEEN FR, DATA INPUT AND OUTPUT LEVEL DATA INPUT (DIO1, DIO2) / DSPOF OUTPUT LEVEL a >) *Don't care 1997-04-07 3/10
8} S/S} (iss e18 si: rs . 3 T ry i rr ale) '|alalal \\alalg|cle of®|_ (818 18| (818181218 @| Pa ElE]mloal/F ° 8) 3/3 /8/g/8 8 RIEL Ele]? id B] ISIS [a }8 F al (o(elelole <|9 alo}? é 8} (8/86 /e . g} le} |g\\s aU 3] |3]5/3/8]8 s| lalRlalelé (a) fo} foe ted Te) Py 8 {>} ale zr a . S} lola 3 el lalla) lalSlale al [8] le] le} lel5|als e EERE fs[ 2 | @ | 3 | . 3 2/2 GEE] &§ 5 a4 EL PEL L-I-l] 38 2/8 --EEEEEEIll| 32 SeEEEEEEEEEEET] a 1997-04-07 4/10
DIR=L, DUAL=L, DF2=H /DSPOF a 139 160 Ha 2 19 20 21 22 39 40 41 42 59 60 61 62 139 140 141 142 159 160 1 2 i t y y t y ya y ' ‘ ' t fam} ' ' ' ' i ase | i i : i ! LSI} E102 i 7 i i i ! loury \\ i t ! t £101 H H H H t and wo ‘5! be102 ' ! ' ' em E101 ' m ' ' \\ tsi | e102 ! | ' H foo OP oof Ps 'S! Teio2 ' i (our) H l r OO 1 01 to 080 Lost Line Dete Output Vpp Level ist Line Data Output ABSOLUTE MAXIMUM RATINGS (Ensure that the following conditions are maintained, Vpp2 V22 V32Vs, Vss = 0V) ITEM SYMBOL PIN NAME RATING UNIT Supply Vorage 1 =03 1070 v2 V2 - Supply Voltage 2 V3 V3 Yeo ee Vv V5 V5 DDtY¥. =03% Vpp+03 Operating Temperature | Topr | — | _-20 to 75 Storage Temperature | Tg | =| = 55 to 125 (*1) SCP, FR, LP, DIR, DF1,DF2, DUAL, DI1 to Dl4, / DSPOF 1997-04-07 5/10
ELECRTICAL CHARACTERISTICS DC CHARACTERISTICS TEST CONDITIONS (1) (Unless otherwise noted, Vss=O0V, Vpp =4.5 to 5.5V, ) V5 =(Vpp - 28) to (Vpp - 11) V, Ta—20 to 75°C TEST ITEM. SYMBOL | CIR- TEST CONDITION TYP. | MAX | UNIT} PIN NAME CUIT Supply Vattaget | — | —-| =| 45 [sop 35 |v | vo wworwen fw [=| — | - (el | | Vpp SCP, FR, LP, Input = [te - on en Venage v_ | DF1, DF2,
9 Ltevel |v Dit to Did,
- =I-[=] Voltage - V | £101, £102 ee LH tevel | Ron | — \\Vour=Vpp-osvea | — [12] 22 | output [Ww eye LRom |= Wour=vaz0sv Ca | — 112122] 0] oops Resistance [Rom | — \\Vour=vat0sv_(2) | — [12] 22 | [Ciel | Rou | — Vour=Vs+osv_2)[ — [12 | 22 | Vpp =5-5V V5 = -22.5V fer =35Hz Current ‘ Iss fscp =2.5MHz 700 | pA Vss Consumption (*3) Vin =5.5V, Vip =v Input Data: every bit inverted Current . consumpyon jin [= femetnanin | — |e] me || ve | (*2) Vpp =3.0V, Vs = -7.8V, V2=Vpp -2/9(Vpp - Vs), V3=Vpp -7/9 (Vpp - Vs) (*3) Internal data receiver operating (*4) Internal data receiver sleeping 1997-04-07 6/10
TEST CONDITIONS (2) (Unless otherwise noted, Vss =OV, Vpp =3.0 to 5.5V, ) V5 =(Vpp - 28) to (Vpp- 11) V, Ta= ~20 to 75°C TEST ITEM SYMBOL | CIR- TEST CONDITION TYP. | MAX | UNIT CUIT Supply Voltage 1 [| — [—[o = 3.0 33155 | Vv | vp | Vi Vi sone? [we [=| == Pe fv|w| Vpp SCP, FR, LP, H Level vi Vv Input p= [ef fre | DIR, DUAL, volta je Vv DF1, DF2, 9 Lieve! |v Dit to DI4, ever} ut / DSPOF _ er Volmoe - v_| e101, E102 evs | - [=| [ate] Ron | = Wour=Vop-05ve) | — [12] 22 | Output M tevei |_Rom | — |Vour=Vv2t0sv (5) | — [421 22 | 10 | oi io 80 Resistance [Rom | — WVour=v3t0sv_C5) | — [12] 22 | [Ciel | Ro. | — Wout=Vs+osv (5) [— [12 | 22 | Vpp =5-5V V5 = -2.5V fe =35Hz Current A Iss fscp = 2.5MHz 700 | “A Vss Consumption _(*6) Vin =5.5V, Vip = ov Input Data: every bit inverted Current . consumpvon jim [= femetnann | — |e] me on] vn (*5) Vpp =3.0V, Vs = -9.8V, V2=Vpp -2/9(Vpp- Vs), V3=Vpp -7/9 (Vpp - Vs) (*6) Internal data receiver operating (*7) Internal data receiver sleeping 1997-04-07 7/10
towL, toWH LS SN | a E10 IN = — TEST CONDITIONS (1) (Vss =0V, Vpp =4.5 to 5.5V, Vo =Vpp, V5 =(Vpp - 28) to (Vpp - 11) V, Ta= -20 to 75°C) ITEM SYMBOL TEST CONDITION | min | max | UNIT Operating Frequency [sep 0 sce puse wietn = f ew [=f t= Data Setup Time | Data Hold Time [tH [ — | 5 | — | SCP Rise /Fall Time es [iP Setup Time Sid tmp | OTC id LP Hold Time [ tee [| — | 5 | — | LP Pulse Width Law | Td [ScP-Rise-to-lPRise Time ———~id| ti «| SS SSSCdY CO Cid LP-Fall-to-SCP-Fall Time [as [Od EIO IN Set-up Time [tere [| — | 5 | — | JEIOIN Hold Time |terep | COE EIO IN Pulse Width [tw [| — | 5 | — | [ScP-Rise-to-F10-Rise Time ——~id| tse | ra—+iY o | — | EI0-Fall-to-SCP-Fall Time [ts | ca | 0 | — | E1O OUT Data Delay Time i EIO OUT Hold Time 2 i (*8) C= 10pF (*9) te, tes (te -tcewH-tcwL)/2 or tr, tf=50ns aa TSSTGET BIO
TEST CONDITIONS (2) (Vss = OV, Vpp =3.0 to 5.5V, Vo=Vpp, V5 =(Vpp - 28) to (Vpp - 11) V, Ta= ~20 to 75°C) ITEM SYMBOL TEST CONDITION | min | max | UNIT [Operating Frequency | tscp J SM SCP Pulse Width 20 tm [| = | 50 | = Data Set-up Time | tsu [= | 30 | = [Data Hold Time | tof CT tT SCP Rise / Fall Time [tte fo = Tt LP Set-up Time trp | Tt LP Hold Time [ tee | 30 | = LP Pulse Width [aw | = 0 = |SCP-Rise-to-LP-Rise Time | te | 2 LP-Fall-to-SCP-Fall Time [ts [| oo =— ff 40 | = | EIO IN Set-up Time [ tere [| | to | EIO IN Hold Time teep | | 30 | = EI IN Pulse Width [ tw fo = 0 = |SCP-Rise-to-ElO-Rise Time | tse Tt) PT [E10-Fellto-scP-Fall Time | tes | (10) _—+| _33_| — | EIO OUT Data Delay Time | teop [| — | — | 80 | EIO_OUT Hold Time [teow [8 (*10) C, =10pF (*11) tp, tes (te-tewH-tcwL)/2 or tr, t= 50ns (Note) Insert the bypass capacitor (0.1F) between Vpp and Vss to decrease power supply noise. Place the bypass capacitor as close to the LSI as possible. 9997-04-07 9/10
QFP100-P-1420-0.65A Unit : mm 23.840.3 20.040.2 80 51 . TNNNHOSAADAAARRROADeAnALDAADeD & UM URAVOURUREAVOUAERUOUEMERURORORUOUOEOUNUQOOTAORIOUOINONI |__, S191 Jax 50 oS] ES | = ES q| © S| 6 = re — EBS S| =i = | 100 ==) |= 31 | TAHERHEEREGHATHA GH GERORROoe Re : /HOUCUOHECOOUOL (G00 MUUU O00 ya 30 0.575TYP. | ee z] ay QIN A_=| 3) 70.15] & S al et eo J o 2. a 0.80.2 Weight : 1.60g (Typ.) 1997-04-07 10/10