STD7NM64N STMICROELECTRONICS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 16

Technical content

Datasheet sections

  • 1 Electrical ratings
  • 2 Electrical characteristics
  • 2.1 Electrical characteristics (curves)
  • 3 Test circuits
  • 4 Package mechanical data
  • 5 Packaging mechanical data
  • 6 Revision history

Features

  • 100% avalanche tested
  • Low input capacitance and gate charge
  • Low gate input resistance

Applications

  • Switching applications

Description

This device is an N-channel Power MOSFET developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company’s strip layout to yield one of the world’s lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters. DPAK TAB $0Y 7$% Order code V DS RDS(on) max. I D STD7NM64N 640 V 1.05 Ω 5 A Table 1. Device summary

1 Electrical ratings

Table 2. Absolute maximum ratings

  1. Pulse width limited by safe operating area
  2. I SD ≤ 5 A, di/dt ≤ 400 A/µs, VDS(peak) < V(BR)DSS

Table 3. Thermal data

  1. When mounted on 1 inch² FR-4, 2 Oz copper board

Table 4. Thermal data

2 Electrical characteristics

(TC = 25 °C unless otherwise specified). Table 5. On /off states Table 6. Dynamic

  1. C oss eq. is defined as a constant equivalent capac itance giving the same charging time as C oss when VDS

increases from 0 to 80% VDS.

Table 7. Switching times Table 8. Source drain diode

  1. Pulse width limited by safe operating area
  2. Pulsed: pulse duration = 300 µs, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area Figure 3. Thermal impedance Figure 4. Output characteristics Figure 5. Transfer characteristics Figure 6. Gate charge vs gate-source voltage Figure 7. Static drain-source on-resistance

3 Test circuits

Figure 13. Switching times test circuit for Figure 14. Gate charge test circuit Figure 15. Test circuit for inductive load Figure 16. Unclamped inductive load test circuit Figure 17. Unclamped inductive waveform Figure 18. Switching time waveform

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Table 9. DPAK (TO-252) mechanical data

Figure 19. DPAK (TO-252) drawing

Figure 20. DPAK footprint (a)

5 Packaging mechanical data

Table 10. DPAK (TO-252) tape and reel mechanical data

6 Revision history

Table 11. Document revision history 02-Aug-2013 1 First release.