J201 LINEAR | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 2
Technical content
FEATURES
DIRECT REPLACEMENT FOR SILICONIX J/SST201 SERIES LOW CUTOFF VOLTAGE VGS(off) ≤ 1.5V HIGH GAIN AV = 80 V/V ABSOLUTE MAXIMUM RATINGS1 @ 25 °C (unless otherwise stated) Maximum Temperatures Storage Temperature -65 to +150 °C Operating Junction Temperature -55 to +135 °C Maximum Power Dissipation Continuous Power Dissipation 350mW Maximum Current Forward Gate Current 50mA Maximum Voltages Gate to Drain Voltage -40V Gate to Source Voltage -40V ELECTRICAL CHARACTERISTICS @ 25 °C (unless otherwise stated) SYMBOL CHARACTERISTIC MIN TYP MAX UNITS CONDITIONS J/SST201, 202 -40 BVGSS Gate to Source Breakdown Voltage J/SST204 -25 IG = -1µA, VDS = 0V J/SST201 -0.3 -1.5 J/SST202 -0.8 -4 VGS(off) Gate to Source Cutoff Voltage J/SST204 -0.3 2 V VDS = 15V, ID = 10nA J/SST201 0.2 1 J/SST202 0.9 4.5 IDSS Drain to Source Saturation Current2 J/SST204 0.2 3 mA VDS = 15V, VGS = 0V IGSS Gate Reverse Current -2 -100 VGS = -20V, VDS = 0V IG Gate Operating Current -2 VDG = 10V, ID = 0.1mA ID(off) Drain Cutoff Current 2 pA VDS = 15V, VGS = -5V J/SST201, 204 0.5 gfs Forward Transconductance J/SST202 1 mS VDS = 15V, VGS = 0V, f = 1kHz Ciss Input Capacitance 4.5 Crss Reverse Transfer Capacitance 1.3 pF VDS = 15V, VGS = 0V, f = 1MHz en Noise Voltage 6 nV/√Hz VDS = 10V, VGS = 0V, f = 1kHz SST SERIES SOT-23 TOP VIEW D G S J SERIES TO-92 BOTTOM VIEW 123 DS G Linear Integrated Systems J/SST201 SERIES HIGH GAIN N-CHANNEL JFET Linear Integrated Systems • 4042 Clipper Court • Fremont, CA 94538 • Tel: 510 490-9160 • Fax: 510 353-0261
0.89 1.03 1.78 2.05 1.20 1.40 2.10 2.64 0.37 0.51 2.80 3.04 0.89 1.12 0.013 0.100 0.085 0.180 0.55 12 3 LS XXX YYWW 0.170 0.195 0.500 0.610 0.016 0.022 0.095 0.105 0.045 0.055 0.175 0.195 0.130 0.155 0.045 0.060 0.014 0.020 TO-92 DIMENSIONS IN INCHES. 1. Absolute maximum ratings are limiting values above which serviceability may be impaired. 2. Pulse Test: PW ≤ 300µs, Duty Cycle ≤ 3% Information furnished by Linear Integrated Systems is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implicatio otherwise under any patent or patent rights of Linear Integrated Systems. n or Linear Integrated Systems • 4042 Clipper Court • Fremont, CA 94538 • Tel: 510 490-9160 • Fax: 510 353-0261