SSM6618M

SSM6618M SSC | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 6

Technical content

www.SiliconStandard.com 1 of 6 SSM6618M N-CHANNEL ENHANCEMENT-MODE POWER MOSFET Low on-resistance BV DSS 25V Fast switching speed RDS(ON) 30mΩ Surface-mount package ID 7A

Description

ID @ TA=25°C ID @ TA=70°C IDM A PD @ TA=25°C W/°C TSTG TJ Symbol Value Unit Rthj-amb Thermal Resistance Junction-ambient Max. 50 °CW Parameter Rating Drain-Source Voltage 25 Gate-Source Voltage ± 20 Continuous Drain Current3 7 A Continuous Drain Current3 5.8 A Pulsed Drain Current1,2 30 Total Power Dissipation 2.5 W -55 to 150 °C Operating Junction Temperature Range -55 to 150 °C Linear Derating Factor 0.02 Thermal Data Parameter Storage Temperature Range Power MOSFETs from Silicon Standard provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness. S S S G D D D D SO-8 G D S Rev.2.02 3/21/2004

www.SiliconStandard.com 2 of 6 SSM6618M Electrical Characteristics @ Tj=25oC (unless otherwise specified) Symbol Parameter Test Conditions Min. Typ. Max. Units BVDSS Drain-Source Breakdown Voltage VGS=0V, ID=250uA 25 - - V Δ BVDSS/Δ Tj Breakdown Voltage Temperature Coefficient Reference to 25°C, ID=1mA - 0.02 - V/°C RDS(ON) Static Drain-Source On-Resistance VGS=10V, ID=7A - - 30 mΩ VGS=4.5V, ID=5A - - 50 mΩ VGS(th) Gate Threshold Voltage VDS=VGS, ID=250uA 1 - 3 V gfs Forward Transconductance VDS=10V, ID=7A - 13 - S IDSS Drain-Source Leakage Current (Tj=25oC) VDS=25V, VGS=0V - - 1 uA Drain-Source Leakage Current (Tj=70oC) VDS=20V ,VGS=0V - - 25 uA IGSS Gate-Source Leakage VGS= ± 20V - - ±100 nA Qg Total Gate Charge2 ID=7A - 8.4 - nC Qgs Gate-Source Charge VDS=20V - 2.1 - nC Qgd Gate-Drain ("Miller") Charge VGS=4.5V - 4.7 - nC td(on) Turn-on Delay Time2 VDS=15V - 6 - ns tr Rise Time ID=1A - 5.2 - ns td(off) Turn-off Delay Time RG=3.3Ω ,VGS=10V - 18.8 - ns tf Fall Time RD=15Ω - 4.4 - ns Ciss Input Capacitance VGS=0V - 645 - pF Coss Output Capacitance VDS=25V - 150 - pF Crss Reverse Transfer Capacitance f=1.0MHz - 95 - pF Source-Drain Diode Symbol Parameter Test Conditions Min. Typ. Max. Units IS Continuous Source Current ( Body Diode ) VD=VG=0V , VS=1.2V - - 7 A ISM Pulsed Source Current ( Body Diode )1 --3 0 A VSD Forward On Voltage2 Tj=25°C, IS=7A, VGS=0V - - 1.2 V Notes: 1.Pulse width limited by Max. junction temperature. 2.Pulse width <300us , duty cycle <2%. 3.Surface mounted on FR4 board, t<10 sec. Rev.2.02 3/21/2004

www.SiliconStandard.com 3 of 6 SSM6618M Fig 1. Typical Output Characteristics Fig 2. Typical Output Characteristics Fig 3. On-Resistance vs. Gate Voltage Fig 4. Normalized On-Resistance vs. Junction Temperature 02356 V DS , Drain-to-Source Voltage (V) ID , Drain Current (A) T C =150 o C 10V 8.0V 6.0V 5.0V V GS =4.5V 02356 V DS , Drain-to-Source Voltage (V) ID , Drain Current (A) T C =25 o C 10V 8.0V 6.0V 5.0V V GS =4.5V 0.2 0.8 1.4 -50 0 50 100 150 T j , Junction Temperature ( o C) Normalized RDS(ON) I D =7.0A V GS =10V 2 6 10 14 V GS (V) RDS(ON) (m ΩΩΩΩ) I D =7.0A T C =25 ℃℃℃℃ Rev.2.02 3/21/2004

www.SiliconStandard.com 4 of 6 SSM6618M Fig 5. Maximum Drain Current vs. Fig 6. Typical Power Dissipation Case Temperature Fig 7. Maximum Safe Operating Area Fig 8. Effective Transient Thermal Impedance 0.1 100 0.1 1 10 100 V DS (V) ID (A) T C =25 o C Single Pulse 1ms 10ms 100ms 10s 0.001 0.01 0.1 0.0001 0.001 0.01 0.1 1 10 100 1000 t , Pulse Width (s) Normalized Thermal Response (Rthja) PDM Duty Factor = t/T Peak Tj = PDM x Rthja + Ta t T 0.02 0.01 0.05 0.1 0.2 Duty Factor = 0.5 Single Pulse 25 50 75 100 125 150 T c , Case Temperature ( o C) ID , Drain Current (A) 0 50 100 150 T c , Case Temperature ( o C) PD (W) Rev.2.02 3/21/2004

www.SiliconStandard.com 5 of 6 SSM6618M Fig 9. Gate Charge Characteristics Fig 10. Typical Capacitance Characteristics Fig 11. Forward Characteristic of Fig 12. Gate Threshold Voltage vs. Reverse Diode Junction Temperature 0.5 1.5 2.5 -50 0 50 100 150 T j , Junction Temperature ( o C ) VGS(th) (V) 0481 21 6 Q G , Total Gate Charge (nC) VGS , Gate to Source Voltage (V) I D =7A VDS =12V VDS =16V VDS =20V 100 1000 10000 1 7 13 19 25 31 V DS (V) C (pF) f=1.0MHz Ciss Coss Crss 0.01 0.1 100 0 0.4 0.8 1.2 V SD (V) IS(A) Tj=25 o C Tj=150 o C Rev.2.02 3/21/2004

www.SiliconStandard.com 6 of 6 Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no guarantee or warranty, expre ss or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of Silicon Standard Corporation or any third parties. SSM6618M Fig 13. Switching Time Circuit Fig 14. Switching Time Waveform Fig 15. Gate Charge Circuit Fig 16. Gate Charge Waveform td(on) tr td(off) tf VDS VGS 10% 90% Q VG 4.5V QGS QGD QG Charge 0.8 x RATED VDS TO THE OSCILLOSCOPE D G S VDS VGS I D I G 1~ 3 mA 0.6 x RATED VDS TO THE OSCILLOSCOPE 10 v D G S VDS VGS RG RD Rev.2.02 3/21/2004