DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 2
Technical content
61A, -30V , RDS(ON) 9mΩ P-Ch Enhancement Mode Power MOSFET Elektronische Bauelemente 02-Dec-2010 Rev.A Page 1 of 2 http://www.SeCoSGmbH.com/ Any changes of specification will not be informed individually. RoHS Compliant Product A suffix of “-C” specifies halogen free
DESCRIPTION
These miniature surface mount MOSFETs utilize high cell density process. Low RDS(on) assures minimal power loss and conserves energy, making this device ideal for use in power management circuitry. Typical applications are PWMDC-DC converters, power management in portable and battery-powered products such as computers, printers, battery charger, telecommunication power system, and telephones power system.
FEATURES
Low RDS(on) provides higher efficiency and extends battery life. Miniature TO-252 surface mount package saves board space. High power and current handling capability. Extended VGS range (±25) for battery pack applications.
PACKAGE INFORMATION
TO-252 2.5K 13’ inch ABSOLUTE MAXIMUM RATINGS (TA = 25°C unless otherwise specified) PARAMETER SYMBOL RATINGS UNIT Drain-Source Voltage VDS -30 V Gate-Source Voltage V GS ±25 V Continuous Drain Current 1 ID @TA=25℃ 61 A Pulsed Drain Current 2 IDM ±40 A Continuous Source Current (Diode Conduction) 1 I S -30 A Total Power Dissipation 1 P D @TA=25℃ 50 W Operating Junction and Storage Temperature Range TJ, TSTG -55 ~ 175 °C THERMAL RESISTANCE RATINGS Maximum Thermal Resistance Junction-Ambient 1 R θJA 50 °C / W Maximum Thermal Resistance Junction-Case R θJC 3.0 °C / W Notes： 1 Surface Mounted on 1” x 1” FR4 Board. 2 Pulse width limited by maximum junction temperature. A C D N O P G E FHK JM B REF. Millimeter REF. Millimeter Min. Max. Min. Max. A 6.4 6.8 J 2.30 REF. B 5.20 5.50 K 0.70 0.90 C 2.20 2.40 M 0.50 1.1 D 0.45 0.58 N 0.9 1.6 E 6.8 7.3 O 0 0.15 F 2.40 3.0 P 0.43 0.58 G 5.40 6.2 H 0.8 1.20 TO-252(D-Pack) Gate Source Drain
61A, -30V , RDS(ON) 9mΩ P-Ch Enhancement Mode Power MOSFET Elektronische Bauelemente 02-Dec-2010 Rev.A Page 2 of 2 http://www.SeCoSGmbH.com/ Any changes of specification will not be informed individually. ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise specified) PARAMETER SYMBO MIN. TYP. MAX. UNIT TEST CONDITIONS Static Gate-Threshold Voltage V GS(th) -1 - - V DS= VGS, ID = -250 μA Gate-Body Leakage I GSS - - ±100 nA V DS = 0V, VGS= ±25V Zero Gate Voltage Drain Current I DSS - - -1 μA VDS= -24V, VGS= 0V - - -5 V DS= -24V, VGS=0V, TJ=55°C On-State Drain Current 1 I D(on) -41 - - A V DS = -5V, VGS= -10V Drain-Source On-Resistance 1 R DS(ON) - - 9 mΩ VGS= -10V, ID= -61A - - 13 V GS= -4.5V, ID= -51A Forward Transconductance 1 g fs - 31 - S V DS= -15V, ID= -61A Diode Forward Voltage V SD - -0.7 - V I S= -41 A, VGS= 0 V Dynamic 2 Total Gate Charge Q g - 37 - nC VDS = -15 V VGS = -4.5 V ID = -61 A Gate-Source Charge Q gs - 10 - Gate-Drain Charge Q gd - 14.5 - Switching Turn-on Delay Time T d(on) - 15 - nS VDD= -15 V ID= -41 A VGEN = -10 V RL= 15 RG= 6 Rise Time T r - 12 - Turn-off Delay Time T d(off) - 62 - Fall Time T f - 46 - Notes 1 Pulse test ：Pulse width ≦ 300 μs, duty cycle ≦ 2 ％. 2 Guaranteed by design, not s ubject to production testing.