SRC12 OPLINK | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 4
Technical content
Features
R5.2008.06.04
Oplink Communications, Inc. Interface Circuit SIGNAL DETECT+ SIGNAL DETECT - 14 1, 13, 20 6, 8, 15 (TTL LEVELS) 130 RESISTOR VALUES ARE IN OHM, CAPACITOR VALUES ARE IN µF UNLESS OTHERWISE INDICATED 130 130 82 82 (PECL LEVELS) (PECL LEVELS) DATA+ CLOCK+ DATA - CLOCK - 130 +5 volt 10 0.01 1 µH coil or ferrite inductor 10 0.1 SRC-12 Receiver Performance Characteristics (Over Operating Case Temperature) SRC12 Series Parameter Symbol Minimum Typical Maximum Units Data Rate B 622.08 - 200ppm 622.08 622.08 + 200ppm Mb/s Receiver Sensitivity (10-10 BER) 1 Pmin - 28.0 - 30.0 - dBm Maximum Input Optical Power (10-10 BER) 1 Pmax - 7.0 0 - dBm Signal Detect Thresholds Increasing Light Input Psd+ - - - 28.0 dBm Decreasing Light Input Psd- - 40.0 - - dBm Signal Detect Hysteresis - 0.5 - dB Wavelength of Operation λ 1100 - 1600 nm Output Clock Jitter CLKJ - - 0.01 UIrms Jitter Tolerance & Transfer Function compliant with ITU Recommendation G.958 1 Specified in Average Optical Input Power with single mode fiber and measured at 1300 nm wavelength with 223-1 PRBS. Receiver Electrical Interface (Over Operating Case Temperature) Parameter Symbol Minimum Typical Maximum Units Supply Voltage VCC 4.75 5.0 5.25 V Supply Current ICC - 160 210 mA Output HIGH Voltage (DATA & CLOCK) 1 VOH VCC - 1.11 - VCC - 0.67 V Output LOW Voltage (DATA & CLOCK) 1 VOL VCC - 2.00 - VCC - 1.50 V Output HIGH Voltage (SIGNAL DETECT) VOH 2.7 - VCC V Output LOW Voltage (SIGNAL DETECT) VOL 0 - 0.5 V 1 With termination of 50 ohm to VCC - 2V. 2 R5.2008.06.04
Receiver Circuit: The receiver converts the incident optical power to a photocurrent via a high performance PIN photodiode. The photocurrent is converted to a voltage signal by a transimpedance amplifier. This signal is then amplified by additional gain stages and processed through a shaping filter and a comparator to generate the data to the clock recovery circuit. The clock recovery circuit uses a Phase Lock Loop (PLL) to recover the clock from the data and resamples the data to generate clean and reshaped differential DATAoutputs. Also provided are differential recovered CLOCK outputs. Both differential DATA+ and DATA- as well as CLOCK+ and CLOCK- outputs are open emitter PECL levels requiring termination (50 ohms to V CC - 2 volts or 510 ohms to GND is recommended). For optimum performance, both outputs should be terminated in the same manner, even if only one is used. The Signal Detect circuit monitors the level of the incoming optical signal and generates a logic LOW (TTL) signal when insufficient photocurrent is produced. When this happens, the CLOCK+ and CLOCK- outputs are locked to an internal reference frequency of 622.08 ± 0.2 MHz, the DATA+ output is held at logic HIGH and the DATA- output is held at logic LOW. Interface Circuit: The power supply line should be wellfiltered. The power supply should be bypassed by 0.01 or 0.1 µF ceramic chip capacitors placed as close to the receiver module as possible. If the receiver outputs drive long traces or multiple loads, the use of an ECL buffer gate to isolate the receiver from transmission line reflections is recommended. Oplink Communications, Inc. Pin Assignments (Top View) Pigtail Package DATA & CLOCK Timing Diagram All CASE pins should be grounded Dimension in inches CASE N/C N/C CLOCK + CLOCK - DATA+ GND GND DATA - N/C CASE N/C N/C N/C N/C GND SIGNAL DETECT - CASE SIGNAL DETECT+ V (+5 V) CC N/C: No internal connection DATA CLOCK Set-up 450 ps typical Hold 450 ps typical The pigtail length from the package edge is 1.0 meter minimum, 1.1 meter typical. SRC12 Series 3 R5.2008.06.04
46335 Landing Parkway Fremont, CA 94538-6407 T el: (510) 933-7200 Fax: (510) 933-7300 Email: Sales@Oplink.com Oplink Communications, Inc. reserves the right to make changes in equipment design or specifications without notice. Information supplied by Oplink Commu- nications, Inc. is believed to be accurate and reliable. However, no responsibility is assumed by Oplink Communications, Inc. for its use nor for any infringements of third parties, which may result from its use. No license is granted by implication or otherwise under any patent right of Oplink Communications, Inc. © 2008, Oplink Communications, Inc. ST Receptacle Package Dimension in inches Dimension in inches Dimension in inches SC-receptacled Package FC-receptacled Package SRC12 Series R5.2008.06.044 SRC 0 0 02 X R 18 1 Supply Voltage RX only 5V= 8 T emperature Range Connector T ype & Option Pigtail FC= P1 Pigtail ST= P2 Pigtail SC= P3 ST Connector= C1 FC Connector= C2 SC Connector= C3 -40 ~85˚C= I 0~70˚C= H Receivers Wavelength Range 1100~1600nm PIN