SPNY801162

KSZ8041NL_V01 MICREL | Alldatasheet

Document overview

• Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
• PDF pages: 57

Technical content

Datasheet sections

Physical Layer Transceiver Revision 1.5 Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com February 4, 2015 Revision 1.5 General Description The KSZ8041NL is a single supply 10Base- T/100Base-TX physical layer transceiver, which provides MII/RMII interfaces to transmit and receive data. A unique mixed signal design extends signaling distance while reducing power consumption. HP Auto MDI/MDI -X provides the most robust solution for eliminating the need to differentiate between crossover and straight-through cables. The KSZ8041NL represen ts a new level of features and performance and is an ideal choice of physical layer transceiver for 10Base-T/100Base-TX applications. The KSZ8041RNL is an enhanced RMII version of the KSZ8041NL that does not require a 50MHz system clock. It uses a 25MHz crystal for its input reference clock and outputs a 50MHz RMII reference clock to the MAC. The KSZ8041NL and KSZ8041RNL are available in 32- pin, lead-free QFN packages (see Ordering Information). Datasheets and support documentation are available on Micrel’s web site at: www.micrel.com. Functional Diagram Pulse Shaper NRZ/NRZI MLT3 Encoder Parallel/Serial Manchester Encoder 4B/5B Encoder Scrambler Parallel/Serial Transmitter TX+ TX- Adaptive EQ Base Line Wander Correction MLT3 Decoder NRZI/NRZ Clock Recovery 4B/5B Decoder Descrambler Serial/Parallel Auto Negotiation 10Base-T Receiver Manchester Decoder Serial/Parallel PLL LED Driver RMII RX- RX+ XI XO LED1 LED0 Power Down Power Saving TXD1 TXD0 RXD1 TX_EN MDC MDIO RX_ER RXD0 REXT REF_CLK CRS_DV RST# INTRP KSZ8041NL KSZ8041RNL

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 2 Revision 1.5

Features

• Single-chip 10Base-T/100Base-TX physical layer solution
• Fully compliant to IEEE 802.3u standard
• Low power CMOS design, power consumption of <180mW
• HP auto MDI/MDI-X for reliable detection and correction for straight-through and crossover cables with disable and enable option
• Robust operation over standard cables
• Power down and power saving modes
• MII interface support (KSZ8041NL only)
• RMII interface support with external 50MHz system clock (KSZ8041NL only)
• RMII interface support with 25MHz crystal/clock input and 50MHz reference clock output to MAC (KSZ8041RNL only)
• MIIM (MDC/MDIO) management bus to 6.25MHz for rapid PHY register configuration
• Interrupt pin option
• Programmable LED outputs for link, activity and speed
• ESD rating (6kV)
• Single power supply (3.3V)
• Built-in 1.8V regulator for core
• Available in 32-pin 5mm × 5mm QFN package

Applications

• Printer
• LOM
• Game console
• IPTV
• IP phone
• IP set-top box

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 3 Revision 1.5

Ordering Information

For the device marking (second column in the Ordering Informat ion table), the fifth character of line 3 indicates whether the device has gold wire bonding or silver wire bonding, as follows:  Gold wire bonding: The letter “S” is not present as the fifth character of line 3.  Silver wire bonding: The letter “S” is present as the fifth character of line 3. For line three, the presence or non-presence of the letter “S” is preceded by YYWW, indicating the last two digits of the year and the two digits work week for the chip date code, and is followed by xxx, indicating the chip revision and assembly site. Part Number Device Marking Package Temperature Range Wire Bonding Description KSZ8041NL KSZ8041NL YYWWxxx 32-Pin QFN 0°C to 70°C Gold MII, Commercial Temperature, Gold Wire Bonding, 32-Pin QFN, Pb-Free SPNZ801162(1) KSZ8041NL YYWWSxxx 32-Pin QFN 0°C to 70°C Silver MII, Commercial Temperature, Silver Wire Bonding, 32-Pin QFN, Pb-Free KSZ8041NLI KSZ8041NLI YYWWxxx 32-Pin QFN 40°C to 85°C Gold MII, Industrial Temperature, Gold Wire Bonding, 32-Pin QFN, Pb-Free SPNY801162(1) KSZ8041NLI YYWWSxxx 32-Pin QFN 40°C to 85°C Silver MII, Industrial Temperature, Silver Wire Bonding, 32-Pin QFN, Pb-Free KSZ8041NL AM(1) KSZ8041NL AM YYWWxxx 32-Pin QFN 40°C to 85°C Gold MII, Industrial Temperature, Gold Wire Bonding, 32-Pin QFN, Pb-Free, Automotive Qualified Device. KSZ8041RNLU(1) KSZ8041 RNLU YYWWxxx 32-Pin QFN 40°C to 85°C Gold RMII with 50MHz clock output, Industrial Temperature, Gold Wire Bonding, 32-Pin QFN, Pb-Free, Automotive Qualified Device. KSZ8041RNL KSZ8041RNL YYWWxxx 32-Pin QFN 0°C to 70°C Gold RMII with 50MHz clock output, Commercial Temperature, Gold Wire Bonding, 32-Pin QFN, Pb-Free SPNZ801164(1) KSZ8041RNL YYWWSxxx 32-Pin QFN 0°C to 70°C Silver RMII with 50MHz clock output, Commercial Temperature, Silver Wire Bonding, 32-Pin QFN, Pb-Free KSZ8041RNLI KSZ8041RNLI YYWWxxx 32-Pin QFN 40°C to 85°C Gold RMII with 50MHz clock output, Industrial Temperature, Gold Wire Bonding, 32-Pin QFN, Pb-Free SPNY801164(1) KSZ8041RNLI YYWWSxxx 32-Pin QFN 40°C to 85°C Silver RMII with 50MHz clock output, Industrial Temperature, Silver Wire Bonding, 32- Pin QFN, Pb-Free Note: 1. Contact factory for availability.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 4 Revision 1.5

Revision History

Revision Date Summary of Changes 1.0 10/13/06 Data sheet created. 1.1 4/27/07 Added maximum MDC clock speed. Added 40K ±30% to Note 1 of Pin Description and Strapping Options tables for internal pull-ups/pull- downs. Changed Model Number in Register 3h – PHY Identifier 2. Changed polarity (swapped definition) of DUPLEX strapping pin. Removed DUPLEX strapping pin update to Register 4h – Auto-Negotiation Advertisement bits [8, 6]. Set “Disable power saving” as the default for Register 1Fh bit [10]. Corrected LED1 (pin 31) definition for Activity in LED mode 01. Added Symbol Error to MII/RMII Receive Error description and Register 15h – RXER Counter. Added a 100pF capacitor on REXT (pin 10) in Pin Description table. 1.2 7/18/08 Added Automotive Qualified part number to Ordering Information. Added maximum case temperature. Added thermal resistance (θJC). Added chip maximum current consumption. 1.3 12/11/09 Added Automotive Qualified part number, KSZ8041NL EAM, to Ordering Information. Changed MDIO hold time (min) from 10ns to 4ns. Added LED drive current. Renamed Register 3h bits [3:0] to “manufacturer’s revision number” and changed default value to “Indicates silicon revision.” Updated RMII output delay for CRSDV and RXD[1:0] output pins. Added support for Asymmetric PAUSE in register 4h bit [11]. Added control bits for 100Base-TX preamble restore (register 14h bit [7]) and 10Base-T preamble restore (register 14h bit [6]). Changed strapping pin definition for CONFIG[2:0] = 100 from “PCS Loopback” to “MII 100Mbps Preamble Restore.” Corrected MII timing for tRLAT, tCRS1, tCRS2. Added KSZ8041RNL device and updated entire data sheet accordingly. 1.4 1/19/10 Removed part number (KSZ8041NL EAM) from Ordering Information. Removed chip maximum current consumption. 1.5 2/2/15 Added automotive qualified part number, KSZ8041RNLU. Changed VDDPLL_1.8 (Pin 2) decoupling capacitor value from 10µF to 1.0µF. Specified minimum 250µs rise time for 3.3V input supply voltages (VDDIO_3.3, VDDA_3.3). Add the part numbers of the silver wire bonding in Ordering Information.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 6 Revision 1.5

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 9 Revision 1.5 Pin Configuration − KSZ8041NL 32-Pin 5mm × 5mm QFN

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 10 Revision 1.5 Pin Description − KSZ8041NL Pin Number Pin Name Type(2) Pin Function 1 GND Gnd Ground. 2 VDDPLL_1.8 P 1.8V Analog VDD Decouple with 1.0µF and 0.1µF capacitors to ground. 3 VDDA_3.3 P 3.3V Analog VDD. 4 RX- I/O Physical receive or transmit signal (- differential). 5 RX+ I/O Physical receive or transmit signal (+ differential). 6 TX- I/O Physical transmit or receive signal (- differential). 7 TX+ I/O Physical transmit or receive signal (+ differential).

8 XO O

Crystal Feedback. This pin is used only in MII mode when a 25MHz crystal is used. This pin is a no connect if oscillator or external clock source is used, or if RMII mode is selected.

9 XI /

Crystal / Oscillator / External Clock Input: MII Mode: 25MHz ±50ppm (crystal, oscillator, or external clock) RMII Mode: 50MHz ±50ppm (oscillator, or external clock only)

10 REXT I/O

Set physical transmit output current. Connect a 6.49KΩ resistor in parallel with a 100pF capacitor to ground on this pin. See KSZ8041NL reference schematics.

11 MDIO I/O Management Interface (MII) Data I/O

This pin requires an external 4.7KΩ pull-up resistor.

12 MDC I Management Interface (MII) Clock Input

This pin is synchronous to the MDIO data interface.

13 RXD3 /

MII Mode: Receive Data Output3 /. Config Mode: The pull-up/pull-down value is latched as PHYADDR[0] during power-up / reset. See Strapping Options − KSZ8041NL for details.

14 RXD2 /

MII Mode: Receive Data Output2 / Config Mode: The pull-up/pull-down value is latched as PHYADDR[1] during power-up / reset. See Strapping Options − KSZ8041NL for details. Notes: 2. P = Power supply. Gnd = Ground. I = Input. O = Output. I/O = Bi-directional. Ipd = Input with internal pull-down (40K +/-30%). Ipu = Input with internal pull-up (40K +/-30%). Opu = Output with internal pull-up (40K +/-30%). Ipu/O = Input with internal pull-up (40K +/-30%) during power-up/reset; output pin otherwise. Ipd/O = Input with internal pull-down (40K +/-30%) during power-up/reset; output pin otherwise. RXD[3..0] is invalid when RXDV is de-asserted. 4. RMII Rx Mode: The RXD[1:0] bits are synchronous with REF_CLK. For each clock period in which CRS_DV is asserted, two bits of recovered data are sent from the PHY. MII. TXD[3..0] has no effect when TXEN is de-asserted. 6. RMII Tx Mode: The TXD[1:0] bits are synchronous with REF_CLK. For each clock period in which TX_EN is asserted, two bits of data are received by the PHY from the MAC.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 11 Revision 1.5 Pin Description − KSZ8041NL (Continued) Pin Number Pin Name Type(2) Pin Function RXD1 / RXD[1] / PHYAD2 Ipd/O MII Mode: Receive Data Output1/. RMII Mode: Receive Data Output1 /. Config Mode: The pull-up/pull-down value is latched as PHYADDR[2] during power-up / reset. See Strapping Options − KSZ8041NL for details. RXD0 / RXD[0] / DUPLEX Ipu/O MII Mode: Receive Data Output0/. RMII Mode: Receive Data Output0 /. Config Mode: Latched as DUPLEX (register 0h, bit 8) during power-up / reset. See Strapping Options − KSZ8041NL for details. 17 VDDIO_3.3 P 3.3V Digital VDD. RXDV / CRSDV / CONFIG2 Ipd/O MII Mode: Receive Data Valid Output /. RMII Mode: Carrier Sense/Receive Data Valid Output /. Config Mode: The pull-up/pull-down value is latched as CONFIG2 during power-up / reset. See Strapping Options − KSZ8041NL for details. 19 RXC O MII Mode: Receive Clock Output. RXER / RX_ER / ISO Ipd/O MII Mode: Receive Error Output. RMII Mode: Receive Error Output. Config Mode: The pull-up/pull-down value is latched as ISOLATE during power-up / reset. See Strapping Options − KSZ8041NL for details.

21 INTRP Opu

Interrupt Output: Programmable Interrupt Output Register 1Bh is the Interrupt Control/Status Register for programming the interrupt conditions and reading the interrupt status. Register 1Fh bit 9 sets the interrupt output to active low (default) or active high. 22 TXC O MII Mode: Transmit Clock Output.

23 TXEN /

TX_EN I MII Mode: Transmit Enable Input /. RMII Mode: Transmit Enable Input.

24 TXD0 /

TXD[0] I MII Mode: Transmit Data Input0 /. RMII Mode: Transmit Data Input0.

25 TXD1 /

TXD[1] I MII Mode: Transmit Data Input1 /. RMII Mode: Transmit Data Input1. 26 TXD2 I MII Mode: Transmit Data Input2 /. 27 TXD3 I MII Mode: Transmit Data Input3 /.

28 COL /

MII Mode: Collision Detect Output /. Config Mode: The pull-up/pull-down value is latched as CONFIG0 during power-up / reset. See Strapping Options − KSZ8041NL for details.

29 CRS /

MII Mode: Carrier Sense Output /. Config Mode: The pull-up/pull-down value is latched as CONFIG1 during power-up / reset. See Strapping Options − KSZ8041NL for details.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 12 Revision 1.5 Pin Description − KSZ8041NL (Continued) Pin Number Pin Name Type(2) Pin Function

30 LED0 /

LED Output: Programmable LED0 Output /. Config Mode: Latched as Auto-Negotiation Enable (register 0h, bit 12) during power-up / reset. See Strapping Options − KSZ8041NL for details. The LED0 pin is programmable via register 1Eh bits [15:14], and is defined as follows: LED Mode = [00] Link/Activity Pin State LED Definition No Link H OFF Link L ON Activity Toggle Blinking LED Mode = [01] Link Pin State LED Definition No Link H OFF Link L ON LED Mode = [10] Reserved LED Mode = [11] Reserved

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 13 Revision 1.5 Pin Description − KSZ8041NL (Continued) Pin Number Pin Name Type(2) Pin Function

31 LED1 /

LED Output: Programmable LED1 Output / Config Mode: Latched as SPEED (register 0h, bit 13) during power-up / reset. See Strapping Options − KSZ8041NL for details. The LED1 pin is programmable via register 1Eh bits [15:14], and is defined as follows: LED Mode = [00] Speed Pin State LED Definition 10BT H OFF 100BT L ON LED Mode = [01] Activity Pin State LED Definition No Activity H OFF Activity Toggle Blinking LED Mode = [10] Reserved. LED Mode = [11] Reserved. 32 RST# I Chip Reset (active low). PADDLE GND Gnd Ground.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 14 Revision 1.5 Strapping Options − KSZ8041NL Pin strap-ins are latched during power -up or reset. In some systems, the MAC receive input pins may drive high during power-up or reset, and consequently cause the PHY strap- in pins on the MII/RMII signals to be latched high. In this case, it is recommended to add 1K pull -downs on these PHY strap- in pins to ensure the PHY does not strap- in to ISOLATE mode, or is not configured with an incorrect PHY Address. Pin Number Pin Name Type(7) Pin Function PHYAD2 PHYAD1 PHYAD0 Ipd/O Ipd/O Ipu/O The PHY Address is latched at power-up / reset and is configurable to any value from 1 to 7. The default PHY Address is 00001. PHY Address bits [4:3] are always set to ‘00’. CONFIG2 CONFIG1 CONFIG0 Ipd/O Ipd/O Ipd/O The CONFIG[2:0] strap-in pins are latched at power-up / reset and are defined as follows: CONFIG[2:0] Mode

000 MII (default)

001 RMII

010 Reserved – not used

011 Reserved – not used

100 MII 100Mbps Preamble Restore

101 Reserved – not used

110 Reserved – not used

111 Reserved – not used

20 ISO Ipd/O

ISOLATE Mode: Pull-up = Enable Pull-down (default) = Disable During power-up / reset, this pin value is latched into register 0h bit 10.

31 SPEED Ipu/O

SPEED Mode: Pull-up (default) = 100Mbps Pull-down = 10Mbps During power-up / reset, this pin value is latched into register 0h bit 13 as the Speed Select, and also is latched into register 4h (Auto-Negotiation Advertisement) as the Speed capability support.

16 DUPLEX Ipu/O

DUPLEX Mode: Pull-up (default) = Half Duplex Pull-down = Full Duplex During power-up / reset, this pin value is latched into register 0h bit 8 as the Duplex Mode.

30 NWAYEN Ipu/O

Nway Auto-Negotiation Enable Pull-up (default) = Enable Auto-Negotiation Pull-down = Disable Auto-Negotiation During power-up / reset, this pin value is latched into register 0h bit 12. Note: 7. Ipu/O = Input with internal pull-up (40K +/-30%) during power-up/reset; output pin otherwise. Ipd/O = Input with internal pull-down (40K +/-30%) during power-up/reset; output pin otherwise.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 15 Revision 1.5 Pin Configuration − KSZ8041RNL LED0 / NWAYEN CONFIG1 INTRP LED1 / SPEED RX_ER / ISO MDIO MDC PHYAD0 PHYAD1 RXD1 / PHYAD2 RXD0 / DUPLEX VDDIO_3.3 CRS_DV / CONFIG2 REF_CLK GND VDDPLL_1.8 VDDA_3.3 RX- TX- TX+ XI REXT RX+ XO RST# TXD0 TX_EN NC NC NC TXD1 CONFIG0 9 10 11 12 13 14 15 16 2526272829303132 Paddle Ground (on bottom of chip) 32-Pin 5mm × 5mm QFN

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 16 Revision 1.5 Pin Description − KSZ8041RNL Pin Number Pin Name Type(8) Pin Function 1 GND Gnd Ground. 2 VDDPLL_1.8 P 1.8V Analog VDD. Decouple with 1.0µF and 0.1µF capacitors to ground. 3 VDDA_3.3 P 3.3V Analog VDD. 4 RX- I/O Physical receive or transmit signal (- differential). 5 RX+ I/O Physical receive or transmit signal (+ differential). 6 TX- I/O Physical transmit or receive signal (- differential). 7 TX+ I/O Physical transmit or receive signal (+ differential). 8 XO O Crystal Feedback – for 25MHz Crystal. This pin is a no connect if oscillator or external clock source is used. 9 XI I Crystal / Oscillator / External Clock Input. 25MHz ±50ppm. Set physical transmit output current. Connect a 6.49KΩ resistor in parallel with a 100pF capacitor to ground on this pin. See KSZ8041RNL reference schematics. 11 MDIO I/O Management Interface (MII) Data I/O. This pin requires an external 4.7KΩ pull-up resistor. 12 MDC I Management Interface (MII) Clock Input. This pin is synchronous to the MDIO data interface. 13 PHYAD0 Ipu/O The pull-up/pull-down value is latched as PHYADDR[0] during power-up / reset. See Strapping Options − KSZ8041RNL for details. 14 PHYAD1 Ipd/O The pull-up/pull-down value is latched as PHYADDR[1] during power-up / reset. See Strapping Options − KSZ8041RNL for details.

15 RXD1 /

RMII Mode: RMII Receive Data Output1 / Config Mode: The pull-up/pull-down value is latched as PHYADDR[2] during power-up / reset. See Strapping Options − KSZ8041RNL for details.

16 RXD0 /

RMII Mode: RMII Receive Data Output0 / Config Mode: Latched as DUPLEX (register 0h, bit 8) during power-up / reset. See Strapping Options − KSZ8041RNL for details. Notes: 8. P = Power supply. Gnd = Ground. I = Input. O = Output. I/O = Bi-directional. Opu = Output with internal pull-up (40K ±30%). Ipu/O = Input with internal pull-up (40K ±30%) during power-up/reset; output pin otherwise. Ipd/O = Input with internal pull-down (40K ±30%) during power-up/reset; output pin otherwise. 9. RMII Rx Mode: The RXD[1:0] bits are synchronous with REF_CLK. For each clock period in which CRS_DV is asserted, two bits of recovered data are sent from the PHY.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 17 Revision 1.5 Pin Description − KSZ8041RNL (Continued) Pin Number Pin Name Type(8) Pin Function 17 VDDIO_3.3 P 3.3V Digital VDD

18 CRS_DV /

RMII Mode: Carrier Sense/Receive Data Valid Output /. Config Mode: The pull-up/pull-down value is latched as CONFIG2 during power-up / reset. See Strapping Options − KSZ8041RNL for details. 19 REF_CLK O 50MHz Clock Output. This pin provides the 50MHz RMII reference clock output to the MAC.

20 RX_ER /

RMII Mode: RMII Receive Error Output / Config Mode: The pull-up/pull-down value is latched as ISOLATE during power-up / reset. See Strapping Options − KSZ8041RNL for details. Interrupt Output: Programmable Interrupt Output. Register 1Bh is the Interrupt Control/Status Register for programming the interrupt conditions and reading the interrupt status. Register 1Fh bit 9 sets the interrupt output to active low (default) or active high. 22 NC O No Connect. 23 TX_EN I RMII Transmit Enable Input. 24 TXD0 I RMII Transmit Data Input0. 25 TXD1 I RMII Transmit Data Input1. 26 NC I No Connect. 27 NC I No Connect. 28 CONFIG0 Ipd/O The pull-up/pull-down value is latched as CONFIG0 during power-up / reset. See Strapping Options − KSZ8041RNL for details. 29 CONFIG1 Ipd/O The pull-up/pull-down value is latched as CONFIG1 during power-up / reset. See Strapping Options − KSZ8041RNL for details. Note: 10. RMII Tx Mode: The TXD[1:0] bits are synchronous with REF_CLK. For each clock period in which TX_EN is asserted, two bits of data are received by the PHY from the MAC.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 18 Revision 1.5 Pin Description − KSZ8041RNL (Continued) Pin Number Pin Name Type(8) Pin Function LED Output: Programmable LED0 Output /. Config Mode: Latched as Auto-Negotiation Enable (register 0h, bit 12) during power-up / reset. See Strapping Options − KSZ8041RNL for details. The LED0 pin is programmable via register 1Eh bits [15:14], and is defined as follows: LED Mode = [00] Link/Activity Pin State LED Definition No Link H OFF Link L ON Activity Toggle Blinking LED Mode = [01] Link Pin State LED Definition No Link H OFF Link L ON LED Mode = [10] , [11] Reserved. LED Output: Programmable LED1 Output /. Config Mode: Latched as SPEED (register 0h, bit 13) during power-up / reset. See Strapping Options − KSZ8041RNL for details. The LED1 pin is programmable via register 1Eh bits [15:14], and is defined as follows: LED Mode = [00] Speed Pin State LED Definition 10BT H OFF 100BT L ON LED Mode = [01] Activity Pin State LED Definition No Activity H OFF Activity Toggle Blinking LED Mode = [10], [11] Reserved. 32 RST# I Chip Reset (active low). PADDLE GND Gnd Ground.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 19 Revision 1.5 Strapping Options − KSZ8041RNL Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may drive high during power-up or reset, and consequently cause the PHY strap- in pins on the RMII signals to be latched high. In this case, it is recommended to add 1K pull -downs on these PHY strap-in pins to ensure the PHY does not strap- in to ISOLATE mode, or is not configured with an incorrect PHY Address. Pin Number Pin Name Type(1) Pin Function PHYAD2 PHYAD1 PHYAD0 Ipd/O Ipd/O Ipu/O The PHY Address is latched at power-up / reset and is configurable to any value from 1 to 7. The default PHY Address is 00001. PHY Address bits [4:3] are always set to ‘00’. CONFIG2 CONFIG1 CONFIG0 Ipd/O Ipd/O Ipd/O The CONFIG[2:0] strap-in pins are latched at power-up / reset and are defined as follows: CONFIG[2:0] Mode

000 Reserved – not used

100 Reserved – not used

ISOLATE Mode: Pull-up = Enable Pull-down (default) = Disable During power-up / reset, this pin value is latched into register 0h bit 10. SPEED Mode: Pull-up (default) = 100Mbps Pull-down = 10Mbps During power-up / reset, this pin value is latched into register 0h bit 13 as the Speed Select, and also is latched into register 4h (Auto-Negotiation Advertisement) as the Speed capability support. DUPLEX Mode: Pull-up (default) = Half Duplex Pull-down = Full Duplex During power-up / reset, this pin value is latched into register 0h bit 8 as the Duplex Mode. Nway Auto-Negotiation Enable: Pull-up (default) = Enable Auto-Negotiation Pull-down = Disable Auto-Negotiation During power-up / reset, this pin value is latched into register 0h bit 12. Note: 11. Ipu/O = Input with internal pull-up (40K +/-30%) during power-up/reset; output pin otherwise. Ipd/O = Input with internal pull-down (40K +/-30%) during power-up/reset; output pin otherwise.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 20 Revision 1.5 Functional Description The KSZ8041NL is a single 3.3V supply Fast Ethernet transceiver. It is fully compliant with the IEEE 802.3u Specification. On the media side, the KSZ8041NL supports 10Base- T and 100Base-TX with HP auto MDI/MDI-X for reliable detection of and correction for straight-through and crossover cables. The KSZ8041NL offers a choice of MII or RMII data interface connection with the MAC processor. The MII management bus option gives the MAC processor complete access to the KSZ8041NL control and status registers. Addi tionally, an interrupt pin eliminates the need for the processor to poll for PHY status change. Physical signal transmission and reception are enhanced through the use of patented analog circuitries that make the design more efficient and allow for lower power consumption and smaller chip die size. The KSZ8041RNL is an enhanced RMII version of the KSZ8041NL that does not require a 50MHz system clock. It uses a 25MHz crystal for its input reference clock and outputs a 50MHz RMII reference clock to the MAC. 100Base-TX Transmit The 100Base- TX transmit function performs parallel -to-serial conversion, 4B/5B coding, scrambling, NRZ -to-NRZI conversion, and MLT3 encoding and transmission. The circuitry starts with a parallel -to-serial conversion, which converts the MII data from the MAC into a 125MHz serial bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT3 current output. The output current is set by an external 6.49k Ω 1% resistor for the 1:1 transformer ratio. It has typical rise/fall times of 4 ns and complies with the ANSI TP -PMD standard regarding amplitude balance, overshoot and timing jitter. The wave- shaped 10Base-T output drivers are also incorporated into the 100Base-TX drivers. 100Base-TX Receive The 100Base- TX receiver function performs adaptive equalization, DC restoration, MLT3- to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion. The receiving side starts with the equalization filter to compensate for inter -symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the cable length, the equalizer must adjust its characteristics to optimize performance. In t his design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations. Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive. The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signa l into the NRZ format. This signal is sent through the de- scrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to the MII format and provided as the input data to the MAC. PLL Clock Synthesizer The KSZ8041NL/RNL generates 125 MΗz, 25MΗz and 20MΗ z clocks for system timing. Internal clocks are generated from an external 25MHz crystal or oscillator. For the KSZ8041NL in RMII mode, these internal clocks are generated from an external 50MHz oscillator or system clock. Scrambler/De-Scrambler (100Base-TX only) The purpose of the scrambler is to spread the power spectrum of the signal in order to reduce EMI and baseline wander. 10Base-T Transmit The 10Base-T drivers are incorporated with the 100Base- TX drivers to allow for transmission using the same magnetic. The drivers also perform internal wave- shaping and pre-emphasize, and output 10Base-T signals with a typical amplitude of 2.5V peak. The 10Base -T signals have harmonic contents that are at least 27dB below the fundamental frequenc y when driven by an all-ones Manchester-encoded signal.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 21 Revision 1.5 10Base-T Receive On the receive side, input buffer and level detecting squelch circuits are employed. A differential input receiver circuit and a PLL performs the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 400 mV or with short pulse widths to prevent noise at the RX+ and RX- inputs from falsely trigger the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ8041NL/RNL decodes a data frame. The receive clock is kept active during idle periods in between data reception. SQE and Jabber Function (10Base-T only) In 10Base-T operation, a short pulse is put out on the COL pin after each frame is transmitted. This SQE Test is required as a test of the 10Base- T transmit/receive path. If transmit enable (TXEN) is high for more than 20 ms (jabbering), the 10Base-T transmitter is disabled and COL is assert ed high. If TXEN is then driven low for more than 250 ms, the 10Base- T transmitter is re-enabled and COL is de-asserted (returns to low). Auto-Negotiation The KSZ8041NL/RNL conforms to the auto- negotiation protocol, defined in Clause 28 of the IEEE 802.3u specification. Auto-negotiation is enabled by either hardware pin strapping (pin 30) or software (register 0h bit 12). Auto-negotiation allows unshielded twisted pair (UTP) link partners to select the highest common mode of operation. Link partners advertise their capabilities to each other, and then compare their own capabilities with those they received from their link partners. The highest speed and duplex setting that is common to the two link partners is selected as the mode of operation. The following list shows the speed and duplex operation mode from highest to lowest.

• Priority 1: 100Base-TX, full-duplex
• Priority 2: 100Base-TX, half-duplex
• Priority 3: 10Base-T, full-duplex
• Priority 4: 10Base-T, half-duplex If auto- negotiation is not supported or the KSZ8041NL/RNL link partner is forced to bypass auto- negotiation, the KSZ8041NL/RNL sets its operating mode by observing the signal at its receiver. This is known as parallel detection, and allows the KSZ8041NL/RNL to establish link by listening for a fixed signal protocol in the absence of auto- negotiation advertisement protocol. The auto-negotiation link up process is shown in the flow chart illustrated as Figure 1.

Figure 1. Auto-Negotiation Flow Chart

• A physical connection that incorporates the clock line (MDC) and the data line (MDIO).
• A specific protocol that operates across the aforementioned physical connection that allows a external controller to communicate with one or more PHY devices. Each KSZ8041NL/RNL device is assigned a unique PHY address between 1 and 7 by its PHYAD[2:0] strapping pins. Also, every KSZ8041NL/RNL device supports the broadcast PHY address 0, as defined per the IEEE 802.3 Specification, which can be used to read/write to a single KSZ8041NL/RNL device, or write to multiple KSZ8041NL/RNL devices simultaneously.
• A set of 16-bit MDIO registers. Register [0:6] are required, and their functions are defined per the IEEE 802.3 Specification. The additional registers are provided for expanded functionality. Table 1 shows the MII Management frame format for the KSZ8041NL/RNL.

Table 1. MII Management Frame Format Bit 9 of register 1Fh sets the interrupt level to active high or active low.

• Supports 10Mbps and 100Mbps data rates.
• Uses a 25MHz reference clock, sourced by the PHY.
• Provides independent 4-bit wide (nibble) transmit and receive data paths.
• Contains two distinct groups of signals: one for transmission and the other for reception. By default, the KSZ8041NL is configured to MII mode after it is power-up or reset with the following:
• A 25MHz crystal connected to XI, XO (pins 9, 8), or an external 25MHz clock source (oscillator) connected to XI.
• CONFIG[2:0] (pins 18, 29, 28) set to ‘000’ (default setting).

Table 2 describes the MII signals. Refer to Clause 22 of the IEEE 802.3 Specification for detailed information. Table 2. MII Signal Definition TXC is sourced by the PHY. It is a continuous clock that provides the timing reference for TXEN and TXD[3:0]. TXC is 2.5MHz for 10Mbps operation and 25MHz for 100Mbps operation. prior to the first TXC following the final nibble of a frame. TXEN transitions synchronously with respect to TXC. is de-asserted are ignored by the PHY. RXC provides the timing reference for RXDV, RXD[3:0], and RXER.

• In 10Mbps mode, RXC is recovered from the line while carrier is active. RXC is derived from the PHY’s reference clock when the line is idle, or link is down.
• In 100Mbps mode, RXC is continuously recovered from the line. If link is down, RXC is derived from the PHY’s reference clock. RXC is 2.5MHz for 10Mbps operation and 25MHz for 100Mbps operation.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 25 Revision 1.5 Receive Data Valid (RXDV) RXDV is driven by the PHY to indicate that the PHY is presenting recovered and decoded nibbles on RXD[3:0].

• In 10Mbps mode, RXDV is asserted with the first nibble of the SFD (Start of Frame Delimiter), “5D”, and remains asserted until the end of the frame.
• In 100Mbps mode, RXDV is asserted from the first nibble of the preamble to the last nibble of the frame. RXDV transitions synchronously with respect to RXC. Receive Data [3:0] (RXD[3:0]) RXD[3:0] transitions synchronously with respect to RXC. For each clock period in which RXDV is asserted, RXD[3:0] transfers a nibble of recovered data from the PHY. Receive Error (RXER) RXER is asserted for one or more RXC periods to indicate that a Symbol Error (e.g. a coding error that a PHY is capable of detecting, and that may otherwise be undetectable by the MAC sub- layer) was detected somewhere in the frame presently being transferred from the PHY. RXER transitions synchronously with respect to RXC. While RXDV is de-asserted, RXER has no effect on the MAC. Carrier Sense (CRS) CRS is asserted and de-asserted as follows:
• In 10Mbps mode, CRS assertion is based on the reception of valid preambles. CRS de- assertion is based on the reception of an end-of-frame (EOF) marker.
• In 100Mbps mode, CRS is asserted when a start-of-stream delimiter, or /J/K symbol pair is detected. CRS is de- asserted when an end-of-stream delimiter, or /T/R symbol pair is detected. Additionally, the PMA layer de- asserts CRS if IDLE symbols are received without /T/R. Collision (COL) COL is asserted in half -duplex mode whenever the transmitter and receiver are simultaneously active on the line. This is used to inform the MAC that a collision has occurred during its transmission to the PHY. COL transitions asynchronously with respect to TXC and RXC. Reduced MII (RMII) Data Interface The Reduced Media Independent Interface (RMII) specifies a low pin count Media Independent Interface (MII). It provides a common interface between physical layer and MAC layer devices, and has the following key characteristics:
• Supports 10Mbps and 100Mbps data rates.
• Uses a 50MHz reference clock.
• Provides independent 2-bit wide (di-bit) transmit and receive data paths.
• Contains two distinct groups of signals: one for transmission and the other for reception. The KSZ8041NL is configured in RMII mode after it is power-up or reset with the following:
• A 50MHz reference clock connected to REFCLK (pin 9).
• CONFIG[2:0] (pins 18, 29, 28) set to ‘001’. The KSZ8041RNL is configured in RMII mode and outputs the 50MHz RMII reference clock to the MAC on REF_CLK (pin 19) after it is power-up or reset with the following:
• A 25MHz crystal connected to XI (pin 9) and XO (pin 8), or a 25MHz reference clock connected to XI (pin 9).
• CONFIG[2:0] (pins 18, 29, 28) set to ‘001’. In RMII mode, unused MII signals, TXD[3:2] (pins 27, 26), are tied to ground.

Table 3. RMII Signal Description – KSZ8041NL Table 4. RMII Signal Description – KSZ8041RNL The KSZ8041NL inputs the 50MHz REF_CLK from the MAC or system board. The KSZ8041RNL generates the 50MHz RMII REF_CLK and outputs it to the MAC. prior to the first REF_CLK following the final di-bit of a frame. TX_EN transitions synchronously with respect to REF_CLK. while TX_EN is de-asserted are ignored by the PHY.

100Mbps mode. Loss of carrier results in the de-assertion of CRS_DV. relative to REF_CLK, the data on RXD[1:0] is "00" until proper receive signal decoding takes place. than “00” on RXD[1:0] while CRS_DV is de-asserted are ignored by the MAC. frame presently being transferred from the PHY. The MAC regenerates the COL signal of the MII from TX_EN and CRS_DV. The KSZ8041NL RMII pin connections to the MAC are shown in Figure 2.

50 MHz

Figure 2. KSZ8041NL RMII Interface

The KSZ8041RNL RMII pin connections to the MAC are shown in Figure 3.

25 MHz

Figure 3. KSZ8041RNL RMII Interface pairs from the link partner, and then assigns transmit and receive pairs of the KSZ8041NL/RNL accordingly. selected by register 1F bit 14 if HP Auto MDI/MDI-X is disabled. An isolation transformer with symmetrical transmit and receive data paths is recommended to support auto MDI/MDI -X. Table 5. MDI/MDI-X Pin Description

1 TD+ 1 RD+

2 TD- 2 RD-

3 RD+ 3 TD+

6 RD- 6 TD-

connections are shown in Figure 8 and Table 6. Figure 8. KSZ8041NL/RNL Power and Ground Connections Table 6. KSZ8041NL/RNL Power Pin Description VDDPLL_1.8 2 Decouple with 1.0uF and 0.1uF capacitors to ground. VDDA_3.3 3 Connect to board’s 3.3V supply through ferrite bead. VDDIO_3.3 17 Connect to board’s 3.3V supply.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 32 Revision 1.5 Register Map Register Number (Hex) Description 0h Basic Control 1h Basic Status 2h PHY Identifier 1 3h PHY Identifier 2 4h Auto-Negotiation Advertisement 5h Auto-Negotiation Link Partner Ability 6h Auto-Negotiation Expansion 7h Auto-Negotiation Next Page 8h Link Partner Next Page Ability 9h – 13h Reserved 14h MII Control 15h RXER Counter 16h – 1Ah Reserved 1Bh Interrupt Control/Status 1Ch – 1Dh Reserved 1Eh PHY Control 1 1Fh PHY Control 2

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 33 Revision 1.5 Register Description Address Name Description Mode(12) Default Register 0h – Basic Control

0.15 Reset

1 = Software reset 0 = Normal operation This bit is self-cleared after a ‘1’ is written to it. RW/SC 0

0.14 Loop-Back 1 = Loop-back mode

0 = Normal operation RW 0

0.13 Speed Select (LSB)

1 = 100Mbps 0 = 10Mbps This bit is ignored if auto-negotiation is enabled (register 0.12 = 1). RW Set by SPEED strapping pin. See “Strapping Options” section for details.

0.12 Auto-Negotiation Enable

1 = Enable auto-negotiation process 0 = Disable auto-negotiation process If enabled, auto-negotiation result overrides settings in register 0.13 and 0.8. RW Set by NWAYEN strapping pin. See Strapping Options − KSZ8041NL and Strapping Options − KSZ8041RNL sections for details.

0.11 Power Down 1 = Power-down mode

0 = Normal operation RW 0

0.10 Isolate

1 = Electrical isolation of PHY from MII and TX+/TX- 0 = Normal operation RW Set by ISO strapping pin. See Strapping Options − KSZ8041NL and Strapping Options − KSZ8041RNL sections for details. Register 0h – Basic Control

0.9 Restart Auto-Negotiation

1 = Restart auto-negotiation process 0 = Normal operation. This bit is self-cleared after a ‘1’ is written to it. RW/SC 0

0.8 Duplex Mode 1 = Full-duplex

0 = Half-duplex RW Inverse of DUPLEX strapping pin value. See Strapping Options KSZ8041NL and Strapping Options − KSZ8041RNL sections for details.

0.7 Collision Test 1 = Enable COL test

0 = Disable COL test RW 0 0.6:1 Reserved RO 000_000

0.0 Disable

0 = Enable transmitter 1 = Disable transmitter RW 0 Note: 12. RW = Read/Write. RO = Read only. SC = Self-cleared. LH = Latch high. LL = Latch low.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 34 Revision 1.5 Register Description (Continued) Address Name Description Mode(12) Default Register 1h – Basic Status 1.15 100Base-T4 1 = T4 capable 0 = Not T4 capable RO 0 1.14 100Base-TX Full Duplex 1 = Capable of 100Mbps full-duplex 0 = Not capable of 100Mbps full- duplex RO 1 1.13 100Base-TX Half Duplex 1 = Capable of 100Mbps half-duplex 0 = Not capable of 100Mbps half- duplex RO 1 1.12 10Base-T Full Duplex 1 = Capable of 10Mbps full-duplex 0 = Not capable of 10Mbps full- duplex RO 1 1.11 10Base-T Half Duplex 1 = Capable of 10Mbps half-duplex 0 = Not capable of 10Mbps half- duplex RO 1 1.10:7 Reserved RO 0000

1.6 No Preamble 1 = Preamble suppression

0 = Normal preamble RO 1

1.5 Auto-Negotiation Complete

1 = Auto-negotiation process completed 0 = Auto-negotiation process not completed RO 0

1.4 Remote Fault 1 = Remote fault

0 = No remote fault RO/LH 0

1.3 Auto-Negotiation Ability

1 = Capable to perform auto- negotiation 0 = Not capable to perform auto- negotiation RO 1

1.2 Link Status 1 = Link is up

0 = Link is down RO/LL 0

1.1 Jabber Detect

1 = Jabber detected 0 = Jabber not detected (default is low) RO/LH 0

1.0 Extended Capability 1 = Supports extended capabilities

Register 2h – PHY Identifier 1 2.15:0 PHY ID Number Assigned to the 3rd through 18th bits of the Organizationally Unique Identifier (OUI). Kendin Communication’s OUI is 0010A1 (hex) RO 0022h

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 35 Revision 1.5 Register Description (Continued) Address Name Description Mode(12) Default Register 3h – PHY Identifier 2 3.15:10 PHY ID Number Assigned to the 19th through 24th bits of the Organizationally Unique Identifier (OUI). Kendin Communication’s OUI is 0010A1 (hex) RO 0001_01 3.9:4 Model Number Six bit manufacturer’s model number RO 01_0001 3.3:0 Revision Number Four bit manufacturer’s revision number RO Indicates silicon revision Register 4h – Auto-Negotiation Advertisement

4.15 Next Page 1 = Next page capable

0 = No next page capability. RW 0

4.14 Reserved RO 0

4.13 Remote Fault 1 = Remote fault supported

0 = No remote fault RW 0

4.12 Reserved RO 0

4.11:10 Pause [00] = No PAUSE [10] = Asymmetric PAUSE [01] = Symmetric PAUSE [11] = Asymmetric & Symmetric PAUSE RW 00 4.9 100Base-T4 1 = T4 capable 0 = No T4 capability RO 0 4.8 100Base-TX Full-Duplex 1 = 100Mbps full-duplex capable 0 = No 100Mbps full-duplex capability RW Set by SPEED strapping pin. See Strapping Options − KSZ8041NL and Strapping Options − KSZ8041RNL sections for details. 4.7 100Base-TX Half-Duplex 1 = 100Mbps half-duplex capable 0 = No 100Mbps half-duplex capability RW Set by SPEED strapping pin. See Strapping Options − KSZ8041NL and Strapping Options − KSZ8041RNL sections for details. 4.6 10Base-T Full-Duplex 1 = 10Mbps full-duplex capable 0 = No 10Mbps full-duplex capability RW 1 4.5 10Base-T Half-Duplex 1 = 10Mbps half-duplex capable 0 = No 10Mbps half-duplex capability RW 1 4.4:0 Selector Field [00001] = IEEE 802.3 RW 0_0001

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 36 Revision 1.5 Register Description (Continued) Address Name Description Mode(12) Default Register 5h – Auto-Negotiation Link Partner Ability

5.15 Next Page 1 = Next page capable

0 = No next page capability RO 0

5.14 Acknowledge

1 = Link code word received from partner 0 = Link code word not yet received RO 0

5.13 Remote Fault 1 = Remote fault detected

0 = No remote fault RO 0

5.12 Reserved RO 0

5.11:10 Pause [00] = No PAUSE [10] = Asymmetric PAUSE [01] = Symmetric PAUSE [11] = Asymmetric & Symmetric PAUSE RO 00 5.9 100Base-T4 1 = T4 capable 0 = No T4 capability RO 0 5.8 100Base-TX Full-Duplex 1 = 100Mbps full-duplex capable 0 = No 100Mbps full-duplex capability RO 0 5.7 100Base-TX Half-Duplex 1 = 100Mbps half-duplex capable 0 = No 100Mbps half-duplex capability RO 0 5.6 10Base-T Full-Duplex 1 = 10Mbps full-duplex capable 0 = No 10Mbps full-duplex capability RO 0 5.5 10Base-T Half-Duplex 1 = 10Mbps half-duplex capable 0 = No 10Mbps half-duplex capability RO 0 5.4:0 Selector Field [00001] = IEEE 802.3 RO 0_0001

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 37 Revision 1.5 Register Description (Continued) Address Name Description Mode(12) Default Register 6h – Auto-Negotiation Expansion 6.15:5 Reserved RO 0000_0000_000

6.4 Parallel Detection Fault

1 = Fault detected by parallel detection 0 = No fault detected by parallel detection. RO/LH 0

6.3 Link Partner Next Page Able

1 = Link partner has next page capability 0 = Link partner does not have next page capability RO 0

6.2 Next Page Able

1 = Local device has next page capability 0 = Local device does not have next page capability RO 1

6.1 Page Received 1 = New page received

0 = New page not received yet RO/LH 0

6.0 Link Partner Auto-

1 = Link partner has auto-negotiation capability 0 = Link partner does not have auto- negotiation capability RO 0 Register 7h – Auto-Negotiation Next Page

7.15 Next Page 1 = Additional next page(s) will follow

0 = Last page RW 0

7.14 Reserved RO 0

7.13 Message Page 1 = Message page

0 = Unformatted page RW 1

7.12 Acknowledge2 1 = Will comply with message

0 = Cannot comply with message RW 0

7.11 Toggle

1 = Previous value of the transmitted link code word equaled logic one 0 = Logic zero RO 0 7.10:0 Message Field 11-bit wide field to encode 2048 messages RW 000_0000_0001

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 38 Revision 1.5 Register Description (Continued) Address Name Description Mode(12) Default Register 8h – Link Partner Next Page Ability

8.15 Next Page 1 = Additional Next Page(s) will follow

0 = Last page RO 0

8.14 Acknowledge 1 = Successful receipt of link word

0 = No successful receipt of link word RO 0

8.13 Message Page 1 = Message page

0 = Unformatted page RO 0

8.12 Acknowledge2 1 = Able to act on the information

0 = Not able to act on the information RO 0

8.11 Toggle

1 = Previous value of transmitted link code word equal to logic zero 0 = Previous value of transmitted link code word equal to logic one RO 0 8.10:0 Message Field RO 000_0000_0000 Register 14h – MII Control 14.15:8 Reserved RO 0000_0000 14.7 100Base-TX Preamble Restore 1 = Restore received preamble to MII output (random latency) 0 = Consume 1-byte preamble before sending frame to MII output for fixed latency RW 0 or 1 (if CONFIG[2:0] = 100) See Strapping Options KSZ8041NL and Strapping Options − KSZ8041RNL sections for details. 14.6 10Base-T Preamble Restore 1 = Restore received preamble to MII output 0 = Remove all 7-bytes of preamble before sending frame (starting with SFD) to MII output RW 0 14.5:0 Reserved RO 00_0001 Register 15h – RXER Counter 15.15:0 RXER Counter Receive error counter for Symbol Error frames RO/SC 0000h

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 39 Revision 1.5 Register Description (Continued) Address Name Description Mode(12) Default Register 1Bh – Interrupt Control/Status 1b.15 Jabber Interrupt Enable 1 = Enable Jabber Interrupt 0 = Disable Jabber Interrupt RW 0 1b.14 Receive Error Interrupt Enable 1 = Enable Receive Error Interrupt 0 = Disable Receive Error Interrupt RW 0 1b.13 Page Received Interrupt Enable 1 = Enable Page Received Interrupt 0 = Disable Page Received Interrupt RW 0 1b.12 Parallel Detect Fault Interrupt Enable 1 = Enable Parallel Detect Fault Interrupt 0 = Disable Parallel Detect Fault Interrupt RW 0 1b.11 Link Partner Acknowledge Interrupt Enable 1 = Enable Link Partner Acknowledge Interrupt 0 = Disable Link Partner Acknowledge Interrupt RW 0 1b.10 Link Down Interrupt Enable 1= Enable Link Down Interrupt 0 = Disable Link Down Interrupt RW 0 1b.9 Remote Fault Interrupt Enable 1 = Enable Remote Fault Interrupt 0 = Disable Remote Fault Interrupt RW 0 1b.8 Link Up Interrupt Enable 1 = Enable Link Up Interrupt 0 = Disable Link Up Interrupt RW 0 1b.7 Jabber Interrupt 1 = Jabber occurred 0 = Jabber did not occurred RO/SC 0 1b.6 Receive Error Interrupt 1 = Receive Error occurred 0 = Receive Error did not occurred RO/SC 0 1b.5 Page Receive Interrupt 1 = Page Receive occurred 0 = Page Receive did not occurred RO/SC 0 1b.4 Parallel Detect Fault Interrupt 1 = Parallel Detect Fault occurred 0 = Parallel Detect Fault did not occurred RO/SC 0 1b.3 Link Partner Acknowledge Interrupt 1= Link Partner Acknowledge occurred 0= Link Partner Acknowledge did not occurred RO/SC 0 1b.2 Link Down Interrupt 1= Link Down occurred 0= Link Down did not occurred RO/SC 0 1b.1 Remote Fault Interrupt 1= Remote Fault occurred 0= Remote Fault did not occurred RO/SC 0 1b.0 Link Up Interrupt 1= Link Up occurred 0= Link Up did not occurred RO/SC 0

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 40 Revision 1.5 Register Description (Continued) Address Name Description Mode(12) Default Register 1Eh – PHY Control 1 1e:15:14 LED mode [00] = LED1 : Speed LED0 : Link/Activity [01] = LED1 : Activity LED0 : Link [10], [11] = Reserved RW 00 1e.13 Polarity 0 = Polarity is not reversed 1 = Polarity is reversed RO 1e.12 Reserved RO 0 1e.11 MDI/MDI-X State 0 = MDI 1 = MDI-X RO 1e:10:8 Reserved 1e:7 Remote loopback 0 = Normal mode 1 = Remote (analog) loop back is enable RW 0 1e:6:0 Reserved Register 1Fh – PHY Control 2 1f:15 HP_MDIX 0 = Micrel Auto MDI/MDI-X mode 1 = HP Auto MDI/MDI-X mode RW 1 1f:14 MDI/MDI-X Select When Auto MDI/MDI-X is disabled, 0 = MDI Mode Transmit on TX+/- (pins 7, 6) and Receive on RX+/- (pins 5, 4) 1 = MDI-X Mode Transmit on RX+/- (pins 5,4) and Receive on TX+/- (pins 7, 6) RW 0 1f:13 Pair Swap Disable 1 = Disable auto MDI/MDI-X 0 = Enable auto MDI/MDI-X RW 0 1f.12 Energy Detect 1 = Presence of signal on RX+/- analog wire pair 0 = No signal detected on RX+/- RO 0 1f.11 Force Link 1 = Force link pass 0 = Normal link operation This bit bypasses the control logic and allow transmitter to send pattern even if there is no link. RW 0

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 41 Revision 1.5 Register Description (Continued) Address Name Description Mode(12) Default Register 1Fh – PHY Control 2 (Continued) 1f.10 Power Saving 1 = Enable power saving 0 = Disable power saving If power saving mode is enabled and the cable is disconnected, the RXC clock output (in MII mode) is disabled. RXC clock is enabled after the cable is connected and link is established. RW 0 1f.9 Interrupt Level 1 = Interrupt pin active high 0 = Interrupt pin active low RW 0 1f.8 Enable Jabber 1 = Enable jabber counter 0 = Disable jabber counter RW 1 1f.7 Auto-Negotiation Complete 1 = Auto-negotiation process completed 0 = Auto-negotiation process not completed RW 0 1f.6 Enable Pause (Flow Control) 1 = Flow control capable 0 = No flow control capability RO 0 1f.5 PHY Isolate 1 = PHY in isolate mode 0 = PHY in normal operation RO 0 1f.4:2 Operation Mode Indication [000] = still in auto-negotiation [001] = 10Base-T half-duplex [010] = 100Base-TX half-duplex [011] = reserved [101] = 10Base-T full-duplex [110] = 100Base-TX full-duplex [111] = reserved RO 000 1f.1 Enable SQE test 1 = Enable SQE test 0 = Disable SQE test RW 0 1f.0 Disable Data Scrambling 1 = Disable scrambler 0 = Enable scrambler RW 0

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 42 Revision 1.5 Absolute Maximum Ratings(13) Supply Voltage Operating Ratings(14) Supply Voltage Ambient Temperature Electrical Characteristics(16) Symbol Parameter Condition Min. Typ. Max. Units Supply Current(17) IDD1 100Base-TX Chip only (no transformer); Full-duplex traffic @ 100% utilization 53.0 mA IDD2 10Base-T Chip only (no transformer); Full-duplex traffic @ 100% utilization 38.0 mA IDD3 Power-Saving Mode Ethernet cable disconnected (reg. 1F.10 = 1) 32.0 mA IDD4 Power-Down Mode Software power-down (reg. 0.11 = 1) 4.0 mA TTL Inputs VIH Input High Voltage 2.0 V VIL Input Low Voltage 0.8 V IIN Input Current VIN = GND ~ VDDIO -10 10 µA TTL Outputs VOH Output High Voltage IOH = −4mA 2.4 V VOL Output Low Voltage IOL = 4mA 0.4 V |Ioz| Output Tri-State Leakage 10 µA LED Outputs ILED Output Drive Current Each LED pin (LED0, LED1) 8 mA Notes: 13. Exceeding the absolute maximum rating may damage the device. Stresses greater than the absolute maximum rating may cause permanent damage to the device. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability. 14. The device is not guaranteed to function outside its operating rating. 16. TA = 25°C. Specification for packaged product only. 17. Current consumption is for the single 3.3V supply KSZ8041NL/RNL device only, and includes the 1.8V supply voltage (VDDPLL_1.8) that is provided by the KSZ8041NL/RNL. The PHY port’s transformer consumes an additional 45mA @ 3.3V for 100Base-TX and 70mA @ 3.3V for 10Base-T.

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 43 Revision 1.5 Electrical Characteristics(16) (Continued) Symbol Parameter Condition Min. Typ. Max. Units 100Base-TX Transmit (measured differentially after 1:1 transformer) VO Peak Differential Output Voltage 100Ω termination across differential output 0.95 1.05 V VIMB Output Voltage Imbalance 100Ω termination across differential output 2 % tr, tf Rise/Fall Time 3 5 ns Rise/Fall Time Imbalance 0 0.5 ns Duty Cycle Distortion +0.25 ns Overshoot 5 % VSET Reference Voltage of ISET 0.65 V Output Jitter Peak-to-peak 0.7 1.4 ns 10Base-T Transmit (measured differentially after 1:1 transformer) VP Peak Differential Output Voltage 100Ω termination across differential output 2.2 2.8 V Jitter Added Peak-to-peak 3.5 ns tr, tf Rise/Fall Time 25 ns 10Base-T Receive VSQ Squelch Threshold 5MHz square wave 400 mV

Figure 9. MII SQE Timing (10Base-T) Table 7. MII SQE Timing (10Base-T) Parameters

Figure 10. MII Transmit Timing (10Base-T) Table 8. MII Transmit Timing (10Base-T) Parameters

Figure 11. MII Receive Timing (10Base-T) Table 9. MII Receive Timing (10Base-T) Parameters

Figure 12. MII Transmit Timing (100Base-TX) Table 10. MII Transmit Timing (100Base-TX) Parameters

Figure 13. MII Receive Timing (100Base-TX) Table 11. MII Receive Timing (100Base-TX) Parameters

Figure 16. Auto-Negotiation Fast Link Pulse (FLP) Timing Table 14. Auto-Negotiation Fast Link Pulse (FLP) Timing Parameters

Figure 17. MDC/MDIO Timing Table 15. MDC/MDIO Timing Parameters

The KSZ8041NL/RNL reset timing requirement is summarized in the following figure and table. Figure 18. Power-Up/Reset Timing Table 16. Power-Up/Reset Timing Parameters

The Figure 21 shows the reference circuits for pull-up, float and pull-down on the LED1 and LED0 strapping pins. Figure 21. Reference Circuits for LED Strapping Pins

is recommended for exceeding FCC requirements. Table 17 gives recommended transformer characteristics. Table 17. Transformer Selection Criteria Table 18. Qualified Single Port Magnetics Table 19. Typical Reference Crystal Characteristics

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 56 Revision 1.5 Package Information and Recommended Landing Pattern(8) 32-Pin 5mm × 5mm QFN Note:

Micrel, Inc. KSZ8041NL/RNL February 4, 2015 57 Revision 1.5 MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com Micrel, Inc. is a leading global manufacturer of IC solutions for the worldwide high performance linea r and power, LAN, and timing & communications markets. The Company’s products include advanced mixed -signal, analog & power semiconductors; high- performance communication, clock management, MEMs-based clock oscillators & crystal -less clock generators, Ethernet switches, and physical layer transceiver ICs. Company customers include leading manufacturers of enterprise, consumer, industrial, mobile, telecommunications, automotive, and comp uter products. Corporation headquarters and state -of-the-art wafer fa brication facilities are located in San Jose, CA, with regional sales and support offices and advanced technology design centers situated throughout the Americas, Europe, and Asia. Additionally, the Company maintains an extensive network of distributors and reps worldwide. Micrel makes no representations or warranties with respect to the accuracy or completeness of the inf ormation furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. E xcept as provided in Micrel’s terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser’s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser’s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. © 2006 Micrel, Incorporated.