SL4066B SLS | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 6
Technical content
High-Voltage Silicon-Gate CMOS The SL4066B is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. In addition, the on-state resistance is relatively constant over the full input -signal range. The SL4066B consists of four independent bilateral switches. A single control signal is required per switch. Both the p and the n device in a given switch are biased on or off simultaneously by the control signal.(As show in Fig.1.)The well of the n -channel device on each switch is either tied to the input when the switch is on or to GND when the switch is off. This configuration eliminates the variation of the switch-transistor threshold voltage with input signal, and thus keeps the on -state resistance low over the full operating -signal range. The advantages over single -channel switches include peak input - signal voltage swings equal to the full supply volta ge, and more constant on -state impedance over the input -signal range.
- Operating Voltage Range: 3.0 to 18 V
- Maximum input current of 1 µA at 18 V over full package- temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range): 1.0 V min @ 5.0 V supply 2.0 V min @ 10.0 V supply 2.5 V min @ 15.0 V supply
ORDERING INFORMATION
TA = -55° to 125° C for all packages PIN ASSIGNMENT FUNCTION TABLE On/Off Control Input State of Analog Switch L Off H On LOGIC DIAGRAM PIN 14 =VCC PIN 7 = GND
MAXIMUM RATINGS* Symbol Parameter Value Unit VCC DC Supply Voltage (Referenced to GND) -0.5 to +20 V VIN DC Input Voltage (Referenced to GND) -0.5 to VCC +0.5 V VOUT DC Output Voltage (Referenced to GND) -0.5 to VCC +0.5 V IIN DC Input Current, per Pin ±10 mA PD Power Dissipation in Still Air, Plastic DIP+ 750 500 mW PD Power Dissipation per Output Transistor 100 mW Tstg Storage Temperature -65 to +150 °C TL Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) 260 °C *Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. +Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C RECOMMENDED OPERATING CONDITIONS Symbol Parameter Min Max Unit VCC DC Supply Voltage (Referenced to GND) 3.0 18 V VIN, VOUT DC Input Voltage, Output Voltage (Referenced to GND) 0 VCC V TA Operating Temperature, All Package Types -55 +125 °C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high -impedance circuit. For proper operation, V IN and VOUT should be constrained to the range GND≤(VIN or VOUT)≤VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V CC). Unused outputs must be left open.
DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND) VCC Guaranteed Limit Symbol Parameter Test Conditions V ≥-55°C 25 ≤125 Unit VIH Minimum High-Level Voltage ON/Off Control Inputs RON= Per Spec 5.0 3.5(Min) 7(Min) 11(Min) V VIL Minimum Low-Level Voltage ON/Off Control Inputs RON = Per Spec 5.0 V IIN Maximum Input Leakage Current, ON/OFF Control Inputs VIN = VCC or GND 18 ±0.1 ±0.1 ±1.0 µA ICC Maximum Quiescent Supply Current (per Package) VIN = VCC or GND 5.0 0.25 0.5 0.25 0.5 7.5 150 µA RON Maximum “ON” Resistance VC= VCC RL=10 kΩ returned to VCC - GND VIS= GND to VCC 5.0 800 310 200 1050 400 240 1300 550 320 Ω ΔRON Maximum Difference in “ON” Resistance Between Any Two Channels in the Sa me Package VC= VCC RL=10 kΩ 5.0 Ω IOFF Maximum Off-Channel Leakage Current, Any One Channel VC= 0 V VIS=18 V; VOS= 0 V VIS=0 V; VOS= 18V ION Maximum On-Channel Leakage Current, Any One Channel VC= 0 V VIS=18 V; VOS= 0 V VIS=0 V; VOS= 18V
AC ELECTRICAL CHARACTERISTICS(CL=50pF, RL=200kΩ , Input tr=tf=20 ns) VCC Guaranteed Limit Symbol Parameter V ≥-55°C 25°C ≤125°C Unit tPLH, tPHL Maximum Propagation Delay, Analog Input to Analog Out put (Figure 2) 5.0 ns tPLZ, tPHZ, tPZL, tPZH Maximum Propagation Delay, ON/OFF Control to Analog Output (Figure 3) 5.0 140 ns C Maximum Capacitance ON/OFF Control Input Control Input = GND Analog I/O Feedthrough 7.5 0.6 pF ADDITIONAL APPLICATION CHARACTERISTICS(Voltages Referenced to GND Unless Noted) VCC Limit* Symbol Parameter Test Conditions V 25°C Unit THD Total Harmonic Distortion VC = VCC , GND = -5 V RL = 10 kΩ , fIS =1 kHz sine wave 5 0.4 % BW Maximum On-Channel Bandwidth or Minimum Frequency Response VC = VCC , GND = -5 V RL = 1 kΩ 5 40 MHz BW Maximum On-Channel Bandwidth or Minimum Frequency Response VC = GND , VIS = 5 V RL = 1 kΩ 10 1 MHz BW Maximum On-Channel Bandwidth or Minimum Frequency Response VC (A) = VCC = 5 V VC (B) = GND = -5 V VIS (A) = 5 VP - P ,50 Ω source RL = 1 kΩ 5 8 MHz - Cross talk (Control Input to Signal Output) VC= 10 V tr, tf = 20 ns RL = 10 kΩ 10 50 mV - Maximum Control Input Repetition Rate VIS= VCC, RL = 1 kΩ CL = 50 pF VC= 10 V (square wave centered on 5 V) tr, tf = 20 ns, VOS= 1/2 VOS @1 kHz 9.5 MHz * Guaranteed limits not tested. Determined by design and verified by qualification.
Figure 1. Schematic diagram of 1 of 4 identical switches and its associated control circuitry.
Figure 2. Switching Waveforms Figure 3. Switching Waveforms