SHC298 BURR-BROWN | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 8

Technical content

FEATURES

l 12-BIT THROUGHPUT ACCURACY l LESS THAN 10 µs ACQUISITION TIME l WIDEBAND NOISE LESS THAN 20 µVrms l RELIABLE MONOLITHIC CONSTRUCTION l 1010Ω INPUT RESISTANCE l TTL-CMOS-COMPATIBLE LOGIC INPUT SHC298 SHC298A

DESCRIPTION

The SHC298 and SHC298A are high-performance monolithic sample/hold amplifiers featuring high DC accuracy with fast acquisition times and a low droop rate. Dynamic performance and holding performance can be optimized with proper selection of the external holding capacitor. With a 1000pF holding capacitor, 12-bit accuracy can be achieved with a 6µs acquisition time. Droop rates less than 5mV/min are possible with a 1µF holding capacitor. These sample/holds will operate over a wide supply voltage ranging from ±5V to ±18V with very little change in performance. A separate Offset Adjust pin is used to adjust the offset in either the Sample on the Hold modes. The fully differential logic inputs have low input current, and are compatible with TTL, 5V CMOS, and CMOS logic families. The SHC298AM is available in a hermetically sealed 8-pin TO-99 package and is specified over a tempera- ture range from –25°C to +85°C. The SHC298JP and SHC298JU are 8-pin plastic DIP and SOIC packaged parts specified over 0°C to +70°C. The SHC298AJP, specified over 0°C to +70°C, is available in an 8-pin plastic DIP. The SHC298A grade features improved gain and offset error, improved drift over temperature, and faster acquisition time. The SHC298 family is a price-performance bargain. It is well suited for use with several 12-bit A/D convert- ers in data acquisition systems, data distribution systems, and analog delay circuits. C 1 30kΩ Offset Adjust Analog Input Logic Logic Reference

6 Hold

5 Output

Mode Control (S/H) Input 150Ω © 1977 Burr-Brown Corporation PDS-373E Printed in U.S.A. August, 1996 International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

At TJ = +25°C, ±15V supplies, 1000pF holding capacitor, –11.5V ≤ VIN ≤ +11.5, RL = 10kΩ , Logic Reference Voltage = 0V, and Logic Voltage = 2.5 V, unless otherwise noted. [ Same as specifications for SHC298AM, JP, JU. NOTES: (1) These parameters guaranteed over a supply voltage range of ±5V to = ±18V. (2) Charge offset is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1pF, for instance, will create an additional 0.5mV step with a 5V logic swing and a 0.01µF hold capacitor. Magnitude of the charge offset is inversely proportional to hold capacitor value. SHC298AM, JP, JU SHC298AJP PARAMETER MIN TYP MAX MIN TYP MAX UNITS ANALOG INPUT Resistance 10 10 [ Ω Bias Current(1) 10 50 [ 25 nA DIGITAL INPUT Pin 7 Pin 8 Circuit State Mode Control Truth Table 0V +2.4V Sample (Track) 0V +0.8V Hold +2.4V +2.8V Hold +0.8V +2.8V Sample (Track) Mode Control and Mode Control Reference Input Current 10 µA Differential Logic Threshold 0.8 1.4 2.4 V TRANSFER CHARACTERISTICS ACCURACY (+25 °C) Gain +1 [ V/V Gain Error ±0.004 ±0.010 ±0.001 ±0.005 % Input Voltage Offset (adjust to zero)(1) ±2 ±7 ±1 ±2m V Droop Rate(1) ±30 [ µV/ms Power Supply Rejection ±25 ±100 [[ µV/V ACCURACY DRIFT Gain Drift 3 4 1 2 ppm/ °C Input Offset Drift 15 70 [ 25 µV/°C Droop Rate at TJ = +85°C1 0 [ mV/ms DYNAMIC CHARACTERISTICS Aperture Time : Negative Input Step 200 [ ns Positive Input Step 150 [ ns Acquisition Time (C = 1000pF): to ±0.1%, 10V Step 5 4 6 µs Sample/Hold Transient: Peak Amplitude 160 [ mV Settling to 1mV 1 [ µs Feedthrough (Response to 10V Input Step) ±0.007 ±0.004 % of 20V OUTPUT ANALOG OUTPUT Voltage Range ±11.5 [ V Current Range ±2 [ mA Impedance (in Hold Mode) 0.5 4 [[ Ω POWER SUPPLY Rate Voltage 15 [ VDC Range ±5 ±18 [[ VDC Current(1) ±4.5 ±6.5 [[ mA

Mode Control (S/H) Input Tab 2 6 +VCC Output Hold Cap Mode Control Reference –VCC Analog Input Offset Adjust 24kΩ 1kΩ +VCC Logic 7 Top View TO-99 Top View Plastic DIP/Small Outline Offset Adjust Logic Hold Capacitor Output Mode Control Input Mode Control Reference CC –VCC Analog Input PACKAGE DRAWING TEMPERATURE PRODUCT PACKAGE NUMBER (1) RANGE SHC298AM TO-99 001 –25 °C to +85°C SHC298JP 8-Pin Plastic DIP 006 0 °C to +70°C SHC298JU 8-Lead SOIC 182 0 °C to +70°C SHC298AJP 8-Pin Plastic DIP 006 0 °C to +70°C NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. PACKAGE/ORDERING INFORMATION Junction Temperature, TJ MAX Logic-to-Logic Reference Differential Voltage NOTE: (1) Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the negative supply. ABSOLUTE MAXIMUM RATINGS The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

Frequency (Hz) 100 10k 100k 1k “Hold” Mode 160 140 120 100 Noise (nV/√Hz) “Sample” Mode ACQUISITION TIME 100 Time (µs) 1000 0.001 Hold Capacitor (µF) 0.01 0.1 1 VIN = 0V to ±10V TJ = 25°C 0.1% 0.01% 10–4 Hold Capacitor (µF) OUTPUT DROOP RATE ΔV/ΔT (V) 10.001 0.010.0001 0.1 100 10–1 10–2 10–3 TJ = 0°C TJ = 25°C TJ = 125°C TJ = 70°C SAMPLE-TO-HOLD TRANSIENT SETTLING TIME –25 0 25 50 75 100 125 150 Junction Temperature (°C) –50 1.8 1.6 1.4 1.2 0.8 0.6 0.4 0.2 Time (ns) +VCC = –VCC = 15V Settling to 1mV 0.01 Hold Capacitor (µF) CHARGE OFFSET Hold Step (mV) 10.001 0.010.0001 0.1 100 0.1 VIN = 0V TJ = 25°C TYPICAL PERFORMANCE CURVES At TJ = +25°C, ±15V supplies, 1000pF holding capacitor, –11.5V ≤ VIN ≤ +11.5, RL = 10kΩ , Logic Reference Voltage = 0V, and Logic Voltage = 2.5 V, unless otherwise noted. APERTURE TIME –25 0 25 50 75 100 125 150 Junction Temperature (°C) –50 500 400 300 200 100 Time (ns) ΔVOUT ≤ mV ΔVIN = 10V +V CC = –VCC = 15V Negative Input Step Positive Input Step

Frequency (Hz) FEEDTHROUGH REJECTION RATIO 130 120 110 100 Rejection Ratio (dB) C H ≥ 0.1µF C H = 0.01µF C H = 1000pF +VCC = –VCC = 15V VIN = 10Vp-p TJ = 25°C INPUT BIAS CURRENT Junction Temperature (°C) Current (nA) –10 –15 –50 –25 100 –0 25 50 75 125 150 POWER SUPPLY REJECTION 100 Frequency (Hz) 1k 100k 1M 10k 160 140 120 100 Rejection Ratio (dB) TJ = 25°C +VCC = –VCC = 15V VOUT = 0V Positive Supply Negative Supply CHARGE OFFSET Input Voltage (V) –15 15 –10 10 –5 0 5 TJ = –55°C Hold Step (mV) 1.6 1.2 0.8 0.4 –0.4 –0.8 –1.2 –1.6 TJ = 25°C TJ = 125°C C H = 0.01µF TJ = 25°C GAIN ERROR Output Voltage (V) Input-Output Voltage (mV) –0.3 –15 15 –10 10 –5 0 5 0.3 0.2 0.1 –0.1 –0.2 Slope ≈ 0.0007% TJ = 25°C R L = 10kΩ Sample Mode 0.01 Input Slew Rate (V/ms) DYNAMIC SAMPLING ERROR Error (mV) 100011 00.1 100 100 0.1 +V CC = –VCC = 15V TJ = 25°C 3000pF 1µF 0.1µF Hold Capacitor 0.01µF 1000pF TYPICAL PERFORMANCE CURVES (CONT) At TJ = +25°C, ±15V supplies, 1000pF holding capacitor, –11.5V ≤ VIN ≤ +11.5, RL = 10kΩ , Logic Reference Voltage = 0V, and Logic Voltage = 2.5 V, unless otherwise noted.

currents, and output amplifier bias current. appears at the output when the amplifier is in the Hold mode. when the mode control is switched from Hold to Sample. FIGURE 1. Sample/Hold Errors.