SE555C

NE555 TI | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 15

Technical content

(Y) SLFS022 – D1669, SEPTEMBER 1973—REVISED FEBRUARY 1992 NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 Copyright  1991, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

• Timing From Microseconds to Hours
• Astable or Monostable Operation
• Adjustable Duty Cycle
• TTL-Compatible Output Can Sink or Source up to 200 mA
• Functionally Interchangeable With the Signetics NE555, SA555, SE555, SE555C; Have Same Pinout SE555C FROM TI IS NOT RECOMMENDED FOR NEW DESIGNS

description

These devices are precision monolithic timing circuits capable of producing accurate time delays or oscillation. In the time-delay or monostable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the astable mode of operation, the frequency and duty cycle may be independently controlled with two external resistors and a single external capacitor. The threshold and trigger levels are normally two-thirds and one-third, respectively, of V CC . These levels can be altered by use of the control voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. RESET can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset and the output goes low. Whenever the output is low, a low-impedance path is provided between DISCH and ground. The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of 5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs. The NE555 is characterized for operation from 0°C to 70°C. The SA555 is characterized for operation from –40°C to 85°C. The SE555 and SE555C are characterized for operation over the full military range of –55°C to 125°C. AVAILABLE OPTIONS PACKAGE TA VTHRES max VCC = 15 V SMALL OUTLINE (D) CHIP CARRIER (FK) CERAMIC DIP (J) PLASTIC DIP (P) 0°C to 70°C 11.2 V NE555D NE555P –40°C to 85°C 11.2 V SA555D SA555P –55°C to 125°C 10.6 V 11.2 V SE555D SE555CD SE555FK SE555CFK SE555JG SE555CJG SE555P SE555CP The D package is available taped and reeled. Add the suffix R to the device type (e.g., NE555DR). GND TRIG OUT RESET VCC DISCH THRES CONT D, JG, OR P PACKAGE (TOP VIEW) 321 20 19 91 0 1 1 1 2 1 3 NC DISCH NC THRES NC NC TRIG NC OUT NC FK PACKAGE (TOP VIEW)NC GND NC CONT NC VCC NC NC RESET NC NC–No internal connection

SLFS022 – D1669, SEPTEMBER 1973—REVISED FEBRUARY 1992 NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 FUNCTION TABLE RESET TRIGGER VOLTAGE † THRESHOLD VOLTAGE † OUTPUT DISCHARGE SWITCH Low Irrelevant Irrelevant Low On High < 1/3 VDD Irrelevant High Off High > 1/3 VDD > 2/3 VDD Low On High > 1/3 VDD < 2/3 VDD As previously established † Voltage levels shown are nominal. functional block diagram R R S R TRIG THRES R VCC CONT RESET OUT DISCH GND ÎÎ ÎÎ Î Î Î Î Î RESET can override TRIG, which can override THRES. Pin numbers shown are for the D, JG, and P packages only.

SLFS022 – D1669, SEPTEMBER 1973—REVISED FEBRUARY 1992 NE555Y PRECISION TIMERS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 chip information These chips, properly assembled, display characteristics similar to the NE555 (see electrical table for NE555Y). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform. GND RESET (4) CONT VCC (8) THRES TRIG R R R DISCH OUT S R CHIP THICKNESS: 15 TYPICAL BONDING PADS: 4 × 4 MINIMUM TJ max = 150° C TOLERANCES ARE ± 10% ALL DIMENSIONS ARE IN MILS PIN (1) INTERNALLY CONNECTED TO BACKSIDE OF CHIP (5) (6) (2) (1) (7) (3) BONDING PAD ASSIGNMENTS (1) (2) (3) (4) (8) (7)(6) (5)

SLFS022 – D1669, SEPTEMBER 1973—REVISED FEBRUARY 1992 NE555, SA555, SE555, SE555C PRECISION TIMERS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) NOTE 1: All voltage values are with respect to network ground terminal. DISSIPATION RATING TABLE PACKAGE TA ≤ 25°C POWER RATING DERATING FACTOR ABOVE T A = 25°C TA = 70°C POWER RATING TA = 85°C POWER RATING TA = 125°C POWER RATING D 725 mW 5.8 mW/°C 464 mW 377 mW N/A FK 1375 mW 11.0 mW/ °C 880 mW 715 mW 275 mW JG (SE555, SE555C) 1050 mW 8.4 mW/ °C 672 mW 546 mW 210 mW JG (SA555, NE555C) 825 mW 6.6 mW/ °C 528 mW 429 mW N/A P 1000 mW 8.0 mW/°C 640 mW 520 mW N/A recommended operating conditions NE555 SA555 SE555 SE555C MIN MAX MIN MAX MIN MAX MIN MAX Supply voltage, VCC 4.5 16 4.5 16 4.5 18 4.5 16 V Input voltage (CONT, RESET, THRES, and TRIG) VCC VCC VCC VCC V Output current ± 200 ± 200 ± 200 ± 200 mA Operating free-air temperature, TA 0 70 –40 85 –55 125 –55 125 °C

CONT voltage (open circuit) Low-level output voltage Supply current VCC = 15 V VCC = 5 V VCC = 15 V Output low, No load Output high, No load V V mA V V V TEST CONDITIONS † Initial error of timing interval‡ TA = 25°C TA = MIN to MAX TA = 25°C ppm/°C %/V ns SLFS022 – D1669, SEPTEMBER 1973—REVISED FEBRUARY 1992 NE555, SA555, SE555, SE555C PRECISION TIMERS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 electrical characteristics, VCC = 5 V to 15 V, TA = 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS SE555 NE555, SA555, SE555C UNIT MIN TYP MAX MIN TYP MAX VCC = 15 V 9.4 10 10.6 8.8 10 11.2 THRES current (see Note 2) 30 250 30 250 nA VCC = 15 V 4.8 5 5.2 4.5 5 5.6 TRIG current TRIG at 0 V 0.5 0.9 0.5 2 µA RESET voltage level 0.3 0.7 1 0.3 0.7 1 V RESET at VCC 0.1 0.4 0.1 0.4 RESET at 0 V –0.4 –1 –0.4 –1.5 DISCH switch off-state current 20 100 20 100 nA VCC = 15 V 9.6 10 10.4 9 10 11 IOL = 10 mA 0.1 0.15 0.1 0.25 IOL = 50 mA 0.4 0.5 0.4 0.75 IOL = 100 mA 2 2.2 2 2.5 IOL = 200 mA 2.5 2.5 IOL = 5 mA 0.1 0.2 0.1 0.35 IOL = 8 mA 0.15 0.25 0.15 0.4 IOH = –100 mA 13 13.3 12.75 13.3 High-level output voltage IOH = –200 mA 12.5 12.5 VCC = 5 V IOH = –100 mA 3 3.3 2.75 3.3 VCC = 15 V 10 12 10 15 VCC = 5 V 3 5 3 6 mA VCC = 15 V 9 10 9 13 VCC = 5 V 2 4 2 5 NOTE 2: This parameter influences the maximum value of the timing resistors RA and RB in the circuit of Figure 12. For example, when VCC = 5 V, the maximum value is R = RA + RB ≈ 3.4 MΩ , and for VCC = 15 V, the maximum value is 10 MΩ. operating characteristics, VCC = 5 V and 15 V PARAMETER SE555 NE555, SA555, SE555C UNIT MIN TYP MAX MIN TYP MAX Each timer, monostable§ 0.5% 1.5% 1% 3% Each timer, astable¶ 1.5% 2.25% Temperature coefficient Each timer, monostable§ 30 100 50 of timing interval Each timer, astable¶ 90 150 Supply voltage sensitivityEach timer, monostable§ 0.05 0.2 0.1 0.5 of timing interval Each timer, astable¶ 0.15 0.3 Output pulse rise time C L = 15 pF, 100 200 100 300 Output pulse fall time TA = 25°C 100 200 100 300 † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run. § Values specified are for a device in a monostable circuit similar to Figure 9, with component values as follow: RA = 2 kΩ to 100 kΩ , C = 0.1 µF. ¶ Values specified are for a device in an astable circuit similar to Figure 12, with component values as follow: RA = 1 kΩ to 100 kΩ , C = 0.1 µF.

CONT voltage (open circuit) Low-level output voltage Supply current VCC = 15 V VCC = 5 V VCC = 15 V Output low, No load Output high, No load V V mA V V V Initial error of timing interval† %/V nsC L = 15 pF Supply voltage sensitivity of timing interval SLFS022 – D1669, SEPTEMBER 1973—REVISED FEBRUARY 1992 NE555Y PRECISION TIMERS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 electrical characteristics, VCC = 5 V to 15 V, TA = 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VCC = 15 V 8.8 10 11.2 VCC = 5 V 2.4 3.3 4.2 THRES current (see Note 2) 30 250 nA VCC = 15 V 4.5 5 5.6 VCC = 5 V 1.1 1.67 2.2 TRIG current TRIG at 0 V 0.5 2 µA RESET voltage level 0.3 0.7 1 V RESET at VCC 0.1 0.4 RESET at 0 V –0.4 –1.5 DISCH switch off-state current 20 100 nA VCC = 15 V 9 10 11 VCC = 5 V 2.6 3.3 4 IOL = 10 mA 0.1 0.25 IOL = 50 mA 0.4 0.75 IOL = 100 mA 2 2.5 IOL = 200 mA 2.5 IOL = 5 mA 0.1 0.35 IOL = 8 mA 0.15 0.4 IOH = –100 mA 12.75 13.3 High-level output voltage IOH = –200 mA 12.5 VCC = 5 V IOH = –100 mA 2.75 3.3 VCC = 15 V 10 15 VCC = 5 V 3 6 mA VCC = 15 V 9 13 VCC = 5 V 2 5 NOTE 2: This parameter influences the maximum value of the timing resistors RA and RB in the circuit of Figure 12. For example, when VCC = 5 V, the maximum value is R = RA + RB ≈ 3.4 MΩ , and for VCC = 15 V, the maximum value is 10 MΩ operating characteristics, VCC = 5 V and 15 V, TA = 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Each timer, monostable‡ 1% 3% Each timer, astable§ 2.25% Each timer, monostable‡ 0.1 0.5 Each timer, astable§ 0.3 Output pulse rise time 100 300 Output pulse fall time 100 300 † Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run. ‡ Values specified are for a device in a monostable circuit similar to Figure 9, with component values as follow: RA = 2 kΩ to 100 kΩ , C = 0.1 µF. § Values specified are for a device in an astable circuit similar to Figure 12, with component values as follow: RA = 1 kΩ to 100 kΩ , C = 0.1 µF.

SLFS022 – D1669, SEPTEMBER 1973—REVISED FEBRUARY 1992 NE555, SA555, SE555, SE555C PRECISION TIMERS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

APPLICATION INFORMATION

As shown in Figure 12, adding a second resistor, RB, to the circuit of Figure 9 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multivibrator. The capacitor C will charge through R A and RB and then discharge through RB only. The duty cycle may be controlled, therefore, by the values of RA and RB. This astable connection results in capacitor C charging and discharging between the threshold-voltage level (≈ 0.67•VCC ) and the trigger-voltage level (≈ 0.33•VCC ). As in the monostable circuit, charge and discharge times (and therefore the frequency and duty cycle) are independent of the supply voltage. GND OUT VCCCONT RESET DISCH THRES TRIG C R B R A Output R L 0.01 µF VCC (5 V to 15 V) (see Note A) Î Î Voltage – 1 V/div Time – 0.5 ms/div tH Capacitor Voltage Output VoltagetL ÏÏÏÏÏÏÏÏÏ ÏÏÏÏÏÏÏÏÏ ÏÏÏÏÏÏÏÏÏ R A = 5 kΩ RL = 1 kΩ R B = 3 kΩ See Figure 12 C = 0.15 µF NOTE A: Decoupling CONT voltage to ground with a capacitor may improve operation. This should be evaluated for individual applications. Open Pin numbrs shown are for the D, JG, and P packages. Figure 12. Circuit for Astable Operation Figure 13. Typical Astable Waveforms

SLFS022 – D1669, SEPTEMBER 1973—REVISED FEBRUARY 1992 NE555, SA555, SE555, SE555C PRECISION TIMERS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 By adjusting the length of the timing cycle, the basic circuit of Figure 9 can be made to operate as a frequency divider. Figure 17 illustrates a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing cycle. Voltage – 2 V/div Time – 0.1 ms/div Capacitor Voltage Output Voltage Input Voltage ÏÏÏÏÏ ÏÏÏÏÏ ÏÏÏÏÏ ÏÏÏÏÏ VCC = 5 V R A = 1250 Ω C = 0.02 µF See Figure 9 Figure 17. Divide-By-Three Circuit Waveforms modulation signal is illustrated, any wave shape could be used.

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current. TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage (“Critical Applications”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Copyright  1995, Texas Instruments Incorporated