SCH5617

SCH5617 SMSC | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 5

Technical content

Data BriefPRODUCT FEATURES SCH5617 Desktop System Controller Hub with Advanced, 8051µC-Based Auto Fan Control „ ACPI 2.0 Compliant „ PC2001 Compliant „ PECI Interface „ Temperature Monitor — Monitoring of up to Two Remote Thermal Diodes — Supports temperature readings from -63 degrees to +192 degrees – Supports monitoring of discrete diodes (3904 type diodes) – Supports monitoring substrate diodes (65nm processor diodes) — 1/8th degree temperature resolution — Internal Ambient Temperature Measurement — Limit Comparison of all Monitored Values „ PROCHOT_IN# Pin — Mapped into Temperature monitoring interrupt generation logic — May be used to adjust fan control limits — May be configured to force fans on full „ PROCHOT_OUT Pin „ Auto-Fan Control with ProcHot Features — PWM (Pulse width Modulation) Outputs (3) – Legacy PWM control dc fan outputs — High Frequency PWM Options (15kHz up to 30kHz) — 2 second delayed start-up for PWM outputs — Fan Tachometer or Lock Rotor Inputs (3) — Programmable linear automatic fan control based on temperature (diode or PECI) — Acoustic enhancement mode — ProcHot pins modulate Tmin — Fan PWM duty cycle is a function in linear mode of multiple temperatures and ProcHot signals — PWM Ramp Rate Closed Loop Control „ Internal Ring Oscillator for VTR Powered Logic „ Low Battery Warning „ Programmable Wake-up Event Interface „ 21 Dedicated Scratchpad registers „ ISA Plug-and-Play Compatible Register Set „ System Management Interrupt „ 46 General Purpose Input/Output Pins „ GLUE Logic — Resume Reset Signal Generation — Power Supply Turn On Circuitry — Power Sequencing — Power Good Output — Power OK Signal Generation — IDE Reset/Buffered PCI Reset Outputs — Hard Drive Front Panel LED — Power LED Control — SMBus Isolation Logic „ 2.88MB Super I/O Floppy Disk Controller — Licensed CMOS 765B Floppy Disk Controller — Software and Register Compatible with SMSC's Proprietary 82077AA Compatible Core — Supports Two Floppy Drives — Configurational Open Drain/Push-Pull Output Drivers — 100% IBM® Compatibility — Detects All Overrun and Underrun Conditions — Sophisticated Power Control Circuitry (PCC) Including Multiple Powerdown Modes for Reduced Power Consumption — 480 Address, Up to Eight IRQ and Four DMA Options — Enhanced Digital Data Separator — 2 Mbps, 1 Mbps, 500 Kbps, 300 Kbps, 250 Kbps Data Rates — Programmable Pre compensation Modes „ Keyboard Controller — 8042 Software Compatible — Four Open Drain Outputs Dedicated for Keyboard/Mouse Interface — Port 92 Support — Fast Gate A20 and KRESET Outputs „ Serial Ports — Two Full Function Serial Ports — High Speed NS16C550A Compatible UARTs with Send/Receive 16-Byte FIFOs — Supports 230k and 460k Baud — Programmable Baud Rate Generator — Modem Control Circuitry — 480 Address and 15 IRQ Options „ Infrared Port — Multi protocol Infrared Interface — IrDA 1.0 Compliant — SHARP ASK IR — 480 Addresses, Up to 15 IRQ

ORDER NUMBER(S): SCH5617-NS for 128 pin, QFP Lead-Free RoHS Compliant Package Desktop System Controller Hub with Advanced, 8051µC-Based Auto Fan Control PRODUCT PREVIEW

80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123

Copyright © 2007 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no re sponsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SM SC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semicond uctor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the te rms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The pro duct may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are availab le upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC’s website at h ttp://www.smsc.com. SMSC is a registered trademark of Standard Microsystems Corporat ion (“SMSC”). Product names and company names are the trademarks of their respective holders. SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AN D AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COU RSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRAC T; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS H ELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. „ Multi-Mode™ Parallel Po rt with ChiProtect™ — Standard Mode IBM PC/XT ®, PC/AT®, and PS/2™ Compatible Bi-directional Parallel Port — Enhanced Parallel Port (EPP) Compatible - EPP 1.7 and EPP 1.9 (IEEE 1284 Compliant) — IEEE 1284 Compliant Enhanced Capabilities Port (ECP) — ChiProtect Circuitry for Protection — 960 Address, Up to 15 IRQ and Four DMA Options „ LPC Interface — Multiplexed Command, Address and Data Bus — Serial IRQ Interface Compatible with Serialized IRQ Support for PCI Systems — PME Interface „ 1.8 Volt Low Power Core Operation „ 3.3 Volt I/O „ 128 Pin QFP Lead-Free RoHS Compliant Package

Desktop System Controller Hub with Advanced, 8051µC-Based Auto Fan Control PRODUCT PREVIEW General Description The SCH5617 is a 3.3V PC 2001 compliant Super I/O controller with an LPC interf ace. All legacy drivers used for Super I/O components are support ed making this interface transparent to the supporting software. The LPC bus also supports power management, such as wake-up and sleep modes. The SCH5617 provides temperature monitoring with auto fan control. The temperature monitor is capable of monitoring two external diodes, one inte rnal ambient temperatur e sensor or retrieving temperatures from external processors that implement the PECI Interface. This device offers programmable automatic fan control support based on one or more of thes e measured temperatures. There are three pulse width modulation (PWM) outputs with high frequency support as well as three fan tachometer inputs. In addition, there is support for a PROCHOT_IN# pin that may be used to generate an interrupt, adjust the programmed temperature limits in the auto fan control logic, or force the PWM outputs on full. There is also a sepa rate PROCHOT_OUT output pin. The RRCC feature provides a linear relationship of temperature to fan speed. The GLUE Logic includes various power manageme nt logic; including generation of RSMRST# and Power OK signal generation. There are also four LEDs to indicate power status and hard drive activity. Also included is SMBus Isolation logic, which can be used to isolate SMBus signals during power down modes. The part also provides a low battery warning circuit. SCH5617 provides 46 Gene ral Purpose I/O control pins, which offe r flexibility to the system designer. There are 21 Scratchpad read/write runtime registers for custom use. The SCH5617 incorporates the following Super I/O com ponents: a parallel port that is compatible with IBM PC/AT architecture, as well as the IEEE 1284 EPP and ECP; two serial ports that are 16C550A UART compatible; one infrared port that is IrDA 1.0 compliant; a keyboard/m ouse controller that uses an 8042 micro controller; floppy disk controller, wh ich uses SMSC's true CMOS 765B core. The true CMOS 765B core provides 100% compatibility with IBM PC/XT and PC/AT architectures and is software and register compatible with SMSC's proprietary 82077AA core. The SCH5617 is ACPI 1.0b/2.0 compatible support s multiple low power-down modes. It incorporates sophisticated power control circuitry (PCC), wh ich includes keyboard and mouse wake-up events. The SCH5617 supports the ISA Plug- and-Play Standard register set (V ersion 1.0a). The I/O Address, DMA Channel and hardware IRQ of each logica l device in the SCH5617 may be reprogrammed through the internal configuration registers. There are up to 48 0 (960 for Standard Mode Parallel Port) I/O address location options, a Serialized IRQ interface, and four DMA channels.

Desktop System Controller Hub with Advanced, 8051µC-Based Auto Fan Control PRODUCT PREVIEW Block Diagram Figure 1 SCH5617 Block Diagram SCH5617 (128 QFP) DIGITAL DATA SEPARATOR WITH WRITE PRECOM- PENSATION SMC PROPRIETARY

82077 COMPATIBLE

(Data, Address, and Control lines) High-Speed 16550A UART PORT 1 Keyboard/Mouse 8042 controller High-Speed 16550A UART PORT 2 Power Mgmt General Purpose I/O Note 1: This diagram does not show power and ground connections. Note 2: Functions with "*" are located on multifunctional pins. This diagram is designed to show the various functions available on the chip (not pin layout). CLOCK GEN LPC Bus Interface SERIAL IRQ Glue Logic TACH1 TACH2 TACH3 HVSS Remote1+ Remote1- Remote2+ Remote2- HVTR PWM1 PWM2 PWM3 PROCHOT_IN# PROCHOT_OUT PWR_GOOD_3V*, PWRGD_PS, RSMRST#* SECONDARY_HD#* PRIMARY_HD#* SCSI#* HD_LED#* LED2* LED3* LED1* LAD[3:0] LFRAME# LDRQ# PCI_RESET# LPCPD# SER_IRQ PCI_CLK IO_PME#* IO_SMI#* PD[7:0] BUSY,SLCT,PE ERROR#, ACK# STROBE#, INIT# SLCTIN# ALF# TXD1*,RXD1* CTS1#*, RTS1#* DSR1#*, DTR1#* DCD1#*, RI1#* TXD2*,RXD2* CTS2#*, RTS2#* DSR2#*, DTR2#* DCD2#*, RI2#* KCLK, MCLK KDAT, MDAT, KBDRST#, A20M P12*,P16*,P17* RDATA#, WDATA#MRT0#, MRT1#*, TRK0#, INDEX#,WRTPRT#,WGATE#, HDSEL#,DRVDEN0*, DIR#, STEP#, DSKCHG#,DS0#, DS1#* 8051 Analog Interface Analog Block Auto Fan Control ROM

14.318 MHz

SCLK*, SDAT* SCLK_1*, SDAT_1* PECI VREF PECI IO PECI READY GP10*, GP11*, GP15*, GP21*, GP22*, GP23*, GP25*, GP26*, GP31*, GP33*, GP35*, GP36*, GP37*, GP40*, GP41*, GP42*, GP52*, GP53*, GP55*, GP57*, GO60*, GP61*, GP75*, GP76*, GP77*, GP80*, GP81*, GP82, GP8051_[17:14]*

Desktop System Controller Hub with Advanced, 8051µC-Based Auto Fan Control PRODUCT PREVIEW Package Outline Figure 2 128-Pin QFP Package Outline (3.9mm footprint) STD CO MPLIANC E INTERPRET DIM AND TOL PER ASME Y14.5M - 1994 DWG NUMBER PRINT WITH "SCALE TO FIT" DO NOT SCALE DRAWING MATERIAL FINISH APPROVED CHECKED DRAWN SCALE SHEET REV

80 ARKAY DRIVE

HAUPPAUGE, NY 11788 USAANGULAR UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN MILLIMETERS AND TOLERANCES ARE: DECIMAL X.X X.XX X.XXX THIRD ANGLE PROJECTION NAME DATE TITLE REVISION DATEDESCRIPTION

REVISION HISTORY

JEDEC: MO-112 (B) & MS-029 (A) PACKAGE OUTLINE 1:1 S.K.ILIEV S.K.ILIEV S.K.ILIEV 11/30/04 11/30/04 11/30/04 128 QFP-14x20x2.7mm BODY-3.9mm FOOTPRINT MO-128 QFP-14x20-3.9FP C ±1°±0.1 ±0.05 ±0.025 SEE DETAIL "A" SEATING PLANE NOTES: 1. ALL DIMENSIONS ARE IN MILLIMETER. 2. TOLERANCE OF THE TRUE POSITION OF THE LEADS IS ± 0.04mm MAXIMUM. 3. PACKAGE BODY DIMENSIONS "D1" AND "E1" DO NOT INCLUDE MOLD PROTRUSIONS. MAXIMUM MOLD PROTRUSION IS 0.25 mm. 4. DIMENSION "L" IS MEASURED AT THE GAUGE PLANE, 0.25mm ABOVE THE SEATING PLANE. 5. DETAILS ON PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. c 3-D VIEW SIDE VIEW A1 A ccc C C D E1/4 E13 D1/4 e E TOP VIEW b - SEE SPEC FRONT PAGE FOR REVISION HISTORY -- DETAIL "A" (SCALE: 3/1) 0.25 0°-7°GAUGE PLANE L 4