S15418EJ3V0DS00

S15418EJ3V0DS00_15 RENESAS | Alldatasheet

Document overview

• Manufacturer or author: NEC Electronics Corporation/NEC Electronics Corporation
• PDF pages: 26

Technical content

To our customers, Old Company Name in Catalogs and Other Documents On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding. Renesas Electronics website: http://www.renesas.com April 1st, 2010 Renesas Electronics Corporation Issued by: Renesas Electronics Corporation (http://www.renesas.com) Send any inquiries to http://www.renesas.com/inquiry.

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website. 2. Renesas Electronics does not assume any liability for infringeme nt of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others. 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. 4. Descriptions of circuits, software and other related informat ion in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information. 5. When exporting the products or technology described in this doc ument, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. 6. Renesas Electronics has used reasonable care in preparing th e information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein. 7. Renesas Electronics products ar e classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc. “Standard”: Computers; office equipmen t; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots. “High Quality”: Transportation equi pment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti- crime systems; safety equipment; and medical equipment not specifically designed for life support. “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life. 8. You should use the Renesas Electronics pr oducts described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges. 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you. 10. Please contact a Renesa s Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics. 12. Please contact a Renesa s Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority- owned subsidiaries. (Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

µ PD3768

7500 PIXELS × 3 COLOR CCD LINEAR IMAGE SENSOR

Document No. S15418EJ3V0DS00 (3rd edition) Date Published February 2006 NS CP (N) Printed in Japan 2001 The mark <R> shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field. The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

DESCRIPTION

The µ PD3768 is a high-speed and high sensitive color CCD (Charge Coupled Device) linear image sensor which changes optical images to electrical signal and has the function of color separation. The µ PD3768 has 3 rows of 7500 pixels, and it is a 2-outpu t/color type CCD sensor with 2 rows/color of charge transfer register, which transfers the photo signal electrons of 7500 pixels separately in odd and even pixels. Therefore, it is suitable for 600 dpi/A3 high-speed color digital copiers, color scanners and so on.

FEATURES

• Valid photocell : 7500 pixels × 3
• Photocell pitch : 9.325 µ m
• Line spacing : 37.3 µ m (4 lines) Red line - Green line, Green line - Blue line
• Color filter : Primary colors (red, green a nd blue), pigment filter (with light resistance 10 lx•hour)
• Resolution : 24 dot/mm A3 (297 × 420 mm) size (shorter side)
• Drive clock level : CMOS output under 5 V operation
• Data rate : 44 MHz MAX. (22 MHz/1 output)
• Output type : 2 outputs in phase/color
• Power supply : +10 V
• On-chip circuits : Reset feed-through level clamp circuits Voltage amplifiers

ORDERING INFORMATION

µ PD3768D-AZ CCD linear image sensor 36-pin ceramic DIP (CERDIP) (15.24 mm (600)) Remark The µ PD3768D-AZ is a lead-free product. <R>

Data Sheet S15418EJ3V0DS 2 µ PD3768 BLOCK DIAGRAM 8 13 14 30 29 23 28 16 24 CP 2L GND 20 2A1B (Blue) TG1 (Blue) TG2 (Green) TG3 (Red) VOUT2 (Blue, even) VOUT1 (Blue, odd) VOUT3 (Green, odd) VOUT4 (Green, even) VOUT6 (Red, even) VOUT5 (Red, odd) 1A 2B Photocell Transfer gate Transfer gate CCD analog shift register CCD analog shift register D27 D128 S7499 S7500 D129 D140 (Green) Photocell Transfer gate Transfer gate CCD analog shift register CCD analog shift register D27 D128 S7499 S7500 D129 D140 (Red) Photocell Transfer gate Transfer gate CCD analog shift register CCD analog shift register D27 D128 S7499 S7500 D129 D140 φ φφ φ φ φ φφφ Rφ φ φ 31VOD GND GND GND GND VOD φ

Data Sheet S15418EJ3V0DS 3 µ PD3768 PIN CONFIGURATION (Top View) CCD linear image sensor 36-pin ceramic DIP (CERDIP) (15.24 mm (600))

• µ PD3768D-AZ Red Green Blue 7500 7500 7500 VOUT4 GND VOUT6 GND VOUT5 VOD NC NC NC TG3 GND NC NC Output signal 4 (Green, even) Ground Output signal 6 (Red, even) Ground Output signal 5 (Red, odd) Output unit drain voltage Shift register clock 10 Last stage shift register clock No connection No connection No connection Shift register clock 1A Shift register clock 2B Transfer gate clock 3 (for Red) Ground No connection No connection Output signal 3 (Green, odd) Ground Output signal 1 (Blue, odd) Ground Output signal 2 (Blue, even) Output unit drain voltage Reset feed-through level clamp clock Last stage shift register clock Shift register clock 20 No connection No connection No connection Shift register clock 2A Shift register clock 1B Transfer gate clock 1 (for Blue) Transfer gate clock 2 (for Green) No connection No connection V OUT3 GND V OUT1 GND V OUT2 VOD CP NC NC NC TG1 TG2 NC NC φ RReset gate clock φ φ φ φ φ φ φ φ φ φ φ φ Caution Connect the No connection pins (NC) to GND. PHOTOCELL STRUCTURE DIAGRAM PHOTOCELL ARRAY STRUCTURE DIAGRAM (Line spacing) µ9.325 m µ 6.325 m µm3 Channel stopper Aluminum shield Blue photocell array9.325 mµ 9.325 mµ 9.325 mµ Green photocell array Red photocell array 4 lines (37.3 m)µ 4 lines (37.3 m)µ

Data Sheet S15418EJ3V0DS 4 µ PD3768 ABSOLUTE MAXIMUM RATINGS (TA = +25°C) Parameter Symbol Ratings Unit Output drain voltage V OD −0.3 to +12 V Shift register clock voltage V φ 1, Vφ 2 −0.3 to +8 V Last gate shift register clock voltage V φ 2L −0.3 to +8 V Reset gate clock voltage V φ R −0.3 to +8 V Clamp clock voltage V φ CP −0.3 to +8 V Transfer gate clock voltage V φ TG1 to Vφ TG3 −0.3 to +8 V Operating ambient temperature Note T A −25 to +60 °C Storage temperature T stg −40 to +100 °C Note Use at the condition without dew condensation. Caution Product quality may suffer if the absolute m aximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. RECOMMENDED OPERATING CONDITIONS (TA = +25°C) Parameter Symbol Min. Typ. Max. Unit Output drain voltage V OD 9.5 10.0 10.5 V Shift register clock high level V φ 1H, Vφ 2H 4.5 5.0 5.5 V Shift register clock low level V φ 1L, Vφ 2L −0.3 0 +0.5 V Last gate shift register clock high level V φ 2LH 4.5 5.0 5.5 V Last gate shift register clock low level V φ 2LL −0.3 0 +0.5 V Reset gate clock high level V φ RH 4.5 5.0 5.5 V Reset gate clock low level V φ RL −0.3 0 +0.5 V Clamp clock high level V φ CPH 4.5 5.0 5.5 V Clamp clock low level V φ CPL −0.3 0 +0.5 V Transfer gate clock high level V φ TG1H to Vφ TG3H 4.5 V φ 1H Note V φ 1H Note V Transfer gate clock low level V φ TG1L to Vφ TG3L −0.3 0 +0.5 V Data rate 2f φ R 1 2 44 MHz Note When Transfer gate clock high level (V φ TG1H to V φ TG3H) is higher than Shift register clock high level (V φ 1H), Image lag can increase.

Data Sheet S15418EJ3V0DS 5 µ PD3768

ELECTRICAL CHARACTERISTICS

TA = +25°C, VOD = 10 V, fφ R = 1 MHz, data rate = 2 MHz, storage time = 10 ms, input signal clock = 5 Vp-p, light source (except Response1) : 2950 K halogen lamp + CM-500S (infrared cut filter, t = 1 mm) Parameter Symbol Test Conditions Min. Typ. Max. Unit Saturation voltage V sat 1.5 2.0 − V Red SER 2950 K halogen lamp + CM-500S − 0.14 − lxs Green SEG − 0.13 − lxs Saturation exposure Blue SEB − 0.26 − lxs Photo response non-uniformity PRNU V OUT = 1.0 V − 6.0 18.0 % Photo response non-uniformity at low illumination PRNU2 V OUT = 0.1 V − 6.0 18.0 % Average dark signal ADS Light shielding, data rate = 2 MHz, storage time = 10 ms − 1.0 5.0 mV Dark signal non-uniformity DSNU Light shielding, data rate = 2 MHz, storage time = 10 ms − 3.0 12.0 mV Power consumption P W − 700 900 mW Output impedance Z O − 0.2 0.4 k Ω Red R R 3200 K halogen lamp + C-500S 15.4 22.0 28.6 V/lxs Green R G + HA-50 12.6 18.0 23.4 V/lxs Response1 Blue R B 5.6 8.0 10.4 V/lxs Red R R 2950 K halogen lamp + CM-500S 9.8 14.0 18.2 V/lxs Green R G 10.7 15.3 19.9 V/lxs Response2 Blue R B 5.3 7.6 9.9 V/lxs Image lag IL V OUT = 500 mV − 40 80 mV Image lag color difference IL-DIF V OUT = 500 mV − 5 20 mV Image lag O/E IL-O/E V OUT = 500 mV − 10 30 mV Offset level Note 1 V OS 3.8 4.5 5.2 V Output fall delay time Note 2 t d − 14 − ns Register imbalance RI V OUT = 1.0 V − 0 5 % Total transfer efficiency TTE V OUT = 1.0 V, fφ R = 22 MHz 94 98 − % Red − 630 − nm Green − 540 − nm Response peak Blue − 445 − nm DR1 V sat/DSNU − 666 − times Dynamic range DR2 V sat/σ dark − 870 − times Reset feed-through noise RFTN Light shielding −1000 −200 +500 mV Light shielding random noise σ dark Bit clamp, t17 = 10 ns − 2.3 − mV Notes 1. Refer to TIMING CHART 2 and TIMING CHART 4. 2. td is defined as periods from 10% of φ 2L to 10% of VOUT1 to VOUT6 (refer to APPLICATION CURCUIT EXAMPLE).

Data Sheet S15418EJ3V0DS 6 µ PD3768 INPUT PIN CAPACITANCE (TA = +25°C, VOD = 10 V) Parameter Symbol Pin Pin No. Min. Typ. Max. Unit Shift register clock pin capacitance C φ 1 φ 10 9 − 330 450 pF φ 1A 13 − 330 450 pF φ 1B 23 − 330 450 pF C φ 2 φ 2B 14 − 330 450 pF φ 2A 24 − 330 450 pF φ 20 28 − 330 450 pF Last stage shift register clock pin capacitance C φ L φ 2L 8 − 10 20 pF 29 − 10 20 pF Reset gate clock pin capacitance C φ R φ R 7 − 10 20 pF Clamp clock pin capacitance C φ CP φ CP 30 − 10 20 pF Transfer gate clock pin capacitance C φ TG φ TG1 22 − 100 150 pF φ TG2 21 − 100 150 pF φ TG3 15 − 100 150 pF

Data Sheet S15418EJ3V0DS 7 µ PD3768 120 122 124 126 128 130 132 7626 7628 7630 7632 7634 7636 7638 119 121 123 125 127 129 131 7625 7627 7629 7631 7633 7635 7637 VOUT1, 3, 5 VOUT2, 4, 6 Rφ CPφ Note Invalid photocell (6 pixels) Invalid photocell (6 pixels) Valid photocell (7500 pixels) Optical black (96 pixels) 10,φ 1A,φ 1Bφ 20,φ 2A,φ 2Bφ 2Lφ TG1 toφ TG3φ Note TIMING CHART 1 (Bit clamp mode, for each color) Note Set the φ R and φ CP pulse to low level during this period.

Data Sheet S15418EJ3V0DS 8 µ PD3768 TIMING CHART 2 (Bit clamp mode, for each color) φ VOUT1 to VOUT6 CP φ R φ 10, φ 1A, φ 1B φ 20, φ 2A, φ 2B 90% 10%φ 2L 90% 90% 10% 10% 10% RFTN VOS t6Lt7L t8 t9 t16 t13 t14t12 t17t10 t15 td 90% 90% 10% 10% t6 t7 Symbol Min. Typ. Max. Unit t6, t7 0 50 − ns t6L, t7L 0 5 − ns t8, t10 0 5 − ns t9 10 125 − ns t12, t14 0 5 − ns t13 10 125 − ns t15 0 250 − ns t16 8 125 − ns t17 8 125 − ns

Data Sheet S15418EJ3V0DS 9 µ PD3768 120 122 124 126 128 130 132 7626 7628 7630 7632 7634 7636 7638 119 121 123 125 127 129 131 7625 7627 7629 7631 7633 7635 7637 VOUT1, 3, 5 VOUT2, 4, 6 Rφ CPφ Note Invalid photocell (6 pixcels) Invalid photocell (6 pixels) Valid photocell (7500 pixels) Optical black (96 pixels) 2Lφ TG1 to φ TG3φ Note 10,φ 1A,φ 1Bφ 20,φ 2A,φ 2Bφ Note Set the φ R and φ CP pulse to low level during this period. TIMING CHART 3 (Line clamp mode, for each color)

Data Sheet S15418EJ3V0DS 10 µ PD3768 TIMING CHART 4 (Line clamp mode, for each color) φ VOUT1 to VOUT6 CP φ R 90% 10%φ 2L 90% 10% 10% RFTN VOS t6Lt7L t8 t9 t10 t20 td 90% 90% 10% 10% t6 t7 'L' φ 10, φ 1A, φ 1B φ 20, φ 2A, φ 2B Symbol Min. Typ. Max. Unit t6, t7 0 50 − ns t6L, t7L 0 5 − ns t8, t10 0 5 − ns t9 10 125 − ns t20 5 250 − ns

Data Sheet S15418EJ3V0DS 11 µ PD3768 TIMING CHART 5 (Bit clamp mode, line clamp mode, for each color) Rφ CPφ Note 2Lφ TG1 to φ TG3φ φ 10, φ 1A, φ 1B φ 20, φ 2A, φ 2B 90% 90% 10% t4t3t2 90% 90% 10% 10% t8 t9t5 t16 t13 t14t12 t17t10 t15 Symbol Min. Typ. Max. Unit t1, t5 200 300 − ns t2, t4 0 50 − ns t3 3000 5000 − ns t8, t10 0 5 − ns t9 10 125 − ns t12, t14 0 5 − ns t13 10 125 − ns t15 0 250 − ns t16 8 125 − ns t17 8 125 − ns Note Set the φ R and φ CP pulse to low level during this period.

Data Sheet S15418EJ3V0DS 12 µ PD3768 φ 10, φ 20 cross points 10φ 20φ 2.0 V or more 2.0 V or more φ 1A, φ 2A cross points 1Aφ 2Aφ 2.0 V or more 2.0 V or more φ 1B, φ 2B cross points 1Bφ 2Bφ 2.0 V or more 2.0 V or more φ 10, φ 2L cross points 10φ 2Lφ 2.0 V or more 0.5 V or more Remark Adjust cross points (φ 10, φ 20), (φ 1A, φ 2A), (φ 1B, φ 2B) and (φ 10, φ 2L) with input resistance of each pin.

Data Sheet S15418EJ3V0DS 13 µ PD3768 DEFINITIONS OF CHARACTERISTIC ITEMS 1. Saturation voltage : Vsat Output signal voltage at whic h the response linearity is lost. 2. Saturation exposure : SE Product of intensity of illumination (lx) and storag e time (s) when saturation of output voltage occurs. 3. Photo response non-uniformity : PRNU The output signal non-uniformity of all the valid pixels when the photosensitive surface is applied with the light of uniform illumination. This is calculated by the following formula, and it is defined by each six of them. 4. Average dark signal : ADS Average output signal voltage of all the va lid pixels at light shielding. This is calculated by the following formula, and it is defined by each six of them. xRegister Dark DC level VOUT ADS (mV) = dj : Dark signal of valid pixel number j 7500 Σ j = 1 7500 dj PRNU (%) = x = xj : Output voltage of valid pixel number j x x : maximum of xj − x  x 7500 Σ j=1 7500 xj × 100∆

Data Sheet S15418EJ3V0DS 14 µ PD3768 5. Dark signal non-uniformity : DSNU Absolute maximum of the difference between ADS and vo ltage of the highest or lowest output pixel of all the valid pixels at light shielding. This is calculated by the following formula, and it is defined by each six of them. 6. Output impedance : ZO Impedance of the output pins viewed from outside. 7. Response : R Output voltage divided by exposure (lxs). Note that the response varies with a light source (spectral characteristic). 8. Image lag : IL The rate between the last output voltage and the next one after read out the data of a line. 9. Image lag color difference : IL-DIF It is defined as a difference between colors of the average of image lag. It is expressed with the next expression to be concrete. VOUT TG Light VOUT ON OFF φ ADS DSNU Register Dark DC level VOUT IL (mV) = V1 (VOUT = 500 mV) | (average of image lag of blue output) | (average of image lag of green output) | (average of image lag of red output) (average of image lag of green output) | (average of image lag of red output) | (average of image lag of blue output) | dj : Dark signal of valid pixel number j DSNU (mV) : maximum of dj − ADS j = 1 to 7500

Data Sheet S15418EJ3V0DS 15 µ PD3768 10. Image lag O/E : IL-O/E It is defined as a difference of the average of image lag of odd and even pixels for each color. 11. Register imbalance : RI The rate of the difference between the averages of the out put voltage of Odd and Even pixels, against the average output voltage of all the valid pixels. 12. Total transfer efficiency : TTE The total transfer rate of CCD analog shift register. This is calculated by the following formula, it is difined by each output. TTE (%) = (1 − V b / average output of all the valid pixels) × 100 Va−1 : The last pixel output − 1 (Odd pixel: 7631th pixel) Va : The last pixel output (Odd pixel: 7633th pixel) Vb : The spilt pixel output (Odd pixel: 7635th pixel) Va−1 Va Vb 13. Light shielding random noise : σ dark Light shielding random noise σ dark is defined as the standard deviation of a valid pixel output signal with 100 times (=100 lines) data sampling at dark (light shielding). This is measured by the DC level sampling of only the signal level, not by CDS (Correlated Double Sampling). V100 V2… line 2 line 100 line 1VOUT RI (%) = n j = 1 j = 1 n (V2j –1 – V2j) n n Vj × 100 n Vj : Number of valid pixels : Output voltage of each pixel dark (mV) = , V = Σ i = 1 100 (Vi – V)2 Σ i = 1 100 Vi 100 100 Vi : A valid pixel output signal among all of the valid pixels for each color

Data Sheet S15418EJ3V0DS 16 µ PD3768 STANDARD CHARACTERISTIC CURVES (Reference Value) DARK OUTPUT TEMPERATURE CHARACTERISTIC STORAGE TIME OUTPUT VOLTAGE CHARACTERISTIC (TA = +25°C) Operating Ambient Temperature TA (°C) Storage Time (ms) 0.5 0.25 0.1 100 2 03 04 05 0 Relative Output Voltage Relative Output Voltage 0.2 0.115 1 0 Wavelength (nm) Response Ratio (%) TOTAL SPECTRAL RESPONSE CHARACTERISTICS (without infrared cut filter and heat absorbing filter) (TA = +25°C) 400 500 600 700 100 B B G R G

Data Sheet S15418EJ3V0DS 17 µ PD3768 APPLICATION CIRCUIT EXAMPLE VOUT3 GND VOUT4 VOUT1VOUT6 VOUT2VOUT5 GND GNDGND VOD R NC VOD CP NC NC NC NC NC GND NC NC TG1 NC NC TG2 TG3 10 20 PD3768 10 F/16 V0.1 F 47 F/25 V0.1 F +5 V +10 V 10 F/16 V 0.1 F +5 V 2 Ω 2 Ω 2 Ω 2 Ω 2 Ω 2 Ω 2 Ω 2 Ω 47 Ω 47 Ω 47 Ω 47 Ω 2 Ω 10 Ω TG2 CP TG3 µµ µ µ µµ µ φ 2Lφ Rφ φ 2Bφ 1Aφ φ 1Bφ TG1φ φ 2Lφ 20φ φ φ φ φ φ φ φ φ φ 2Lφ φ φ φ φ Caution Connect the No connection pins (NC) to GND. Remarks 1. Connect two inverters (74AC04) to each φ 10, φ 1A, φ 1B, φ 20, φ 2A, φ 2B pin. 2. Inverters shown in the above application circuit example are the 74AC04. 3. B1 to B6 in the application circuit example are shown in the figure below. +10 V 110 Ω 4.7 kΩ

47 F/25 V

1 kΩ 47 Ω CCD VOUT B1-B6 equivalent curcuit µ

Data Sheet S15418EJ3V0DS 18 µ PD3768 PACKAGE DRAWING CCD LINEAR IMAGE SENSOR 36-PIN CERAMIC DIP (15.24 mm (600)) 36D-1CCD-PKG3-1 Refractive indexDimensionName 1.591.0×9.0×1.1Glass cap 1 1st valid pixel Center of package

2 The bottom of package The surface of the chip

3 The surface of the chip The surface of the glass cap

4 The tolerance of packge dimension

±0.25 : less than 10 mm from W/F edge ±0.50 : equal or more than 10 mm from W/F edge 94.0±0.7 14.66 4 3.0±0.1 1.28±0.1 3.00±0.08 1.0±0.08 26.0±0.2 24.13±0.20 7.33±0.3 0.25±0.05 2.4±0.3 2 3.85±0.38 2.54±0.13 2.0±0.2 5.0±0.2 1.27 0.46 (5.0) (1.8) (17.09 MAX.) (15.24 MIN.) (2.6) 3 33.3±0.6 1 The 1st valid pixel

Data Sheet S15418EJ3V0DS 19 µ PD3768 RECOMMENDED SOLDERING CONDITIONS When soldering this product, it is highly recommended to observe the conditions as shown below. If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices. Type of Through-hole Device µ PD3768D-AZ : CCD linear image sensor 36-pin ceramic DIP (CERDIP) (15.24 mm (600)) Process Conditions Partial heating method Pin temperature : 300 °C or below, Heat time : 3 seconds or less (per pin) Cautions 1. During assembly care should be taken to prevent solder or fl ux from contacting the glass cap. The optical characteristics could be degraded by such contact. 2. Soldering by the so lder flow method may have deleterious effects on prevention of glass cap soiling and heat resistance. So the method cannot be guaranteed.

Data Sheet S15418EJ3V0DS 20 µ PD3768 NOTES ON HANDLING THE PACKAGES MOUNTING OF THE PACKAGE GLASS CAP The application of an excessive load to the package may cause the package to warp or break, or cause chips to come off internally. Particular care should be taken when mounting the package on the circuit board. Don't have any object come in contact with glass cap. You should not reform the lead frame. We recommended to use a IC-inserter when you assemble to PCB. Also, be care that the any of the following can cause the package to crack or dust to be generated. 1. Applying heat to the external leads for an extended period of time with soldering iron. 2. Applying repetitive bending stress to the external leads. 3. Rapid cooling or heating For this product, the reference value for the three-point bending strength Note is 180 [N] (at distance between supports: 70 mm), is 500 [N] (at distance between supports: 26 mm). Avoid imposing a load, however, on the inside portion as viewed from the face on which the window (glass) is bonded to the package body (ceramic). Note Three-point bending strength test Distance between supports: 70 mm or 26 mm, Support R: R 2 mm, Loading rate: 0.5 mm/min. Don’t either touch glass cap surface by hand or have any object come in contact with glass cap surface. Care should be taken to avoid mechanical or thermal shock because the glass cap is easily to damage. For dirt stuck through electricity ionized air is recommended. 70 mm Load Load 70 mm 26 mm Load Load 26 mm

Data Sheet S15418EJ3V0DS 21 µ PD3768 NOTES ON HANDLING THE PACKAGES OPERATE AND STORAGE ENVIRONMENTS3 Operate in clean environments. CCD image sensors are precise optical equipment that should not be subject to mechanical shocks. Exposure to high temperatures or humidity will affect the characteristics. So avoid storage or usage in such conditions. Keep in a case to protect from dust and dirt. Dew condensation may occur on CCD image sensors when the devices are transported from a low-temperature environment to a high-temperature environment. Avoid such rapid temperature changes. For more details, refer to our document "Review of Quality and Reliability Handbook" (C12769E) ELECTROSTATIC BREAKDOWN CCD image sensor is protected against static electricity, but destruction due to static electricity is sometimes detected. Before handling be sure to take the following protective measures. 1. Ground the tools such as soldering iron, radio cutting pliers of or pincer. 2. Install a conductive mat or on the floor or working table to prevent the generation of static electricity. 3. Either handle bare handed or use non-chargeable gloves, clothes or material. 4. Ionized air is recommended for discharge when handling CCD image sensor. 5. For the shipment of mounted substrates, use box treated for prevention of static charges. 6. Anyone who is handling CCD image sensors, mounting them on PCBs or testing or inspecting PCBs on which CCD image sensors have been mounted must wear anti-static bands such as wrist straps and ankle straps which are grounded via a series resistance connection of about 1 M Ω.

Data Sheet S15418EJ3V0DS 22 µ PD3768 [ MEMO ]

Data Sheet S15418EJ3V0DS 23 µ PD3768 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V IL (MAX) and V IH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V IL (MAX) and VIH (MIN). HANDLING OF UNUSED INPUT PINS Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V DD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device. PRECAUTION AGAINST ESD A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices. STATUS BEFORE INITIALIZATION Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions. POWER ON/OFF SEQUENCE In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device. INPUT OF SIGNAL DURING POWER OFF STATE Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device. NOTES FOR CMOS DEVICES

µ PD3768 The information in this document is current as of February, 2006. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document. NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others. Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information. While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features. NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to NEC Electronics products developed based on a customer- designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application. The quality grade of NEC E lectronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application. (Note) M8E 02. 11-1 (1) (2) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries. "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above). Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots. Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support). Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc. "Standard": "Special": "Specific":