RR0816P-243-D

MB39A104 FUJITSU | Alldatasheet

Document overview

Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
PDF pages: 36

Technical content

ASSP For Power Management Applications (General Purpose DC/DC Converter) 2-ch DC/DC Converter IC with Overcurrent Protection MB39A104 I DESCRIPTION The MB39A104 is a 2-channel DC/DC converter IC using pulse width modulation (PWM), incorporating an overcurrent protection circuit (requiring no current sense resistor). This IC is ideal for down conversion. Operating at high frequency reduces the value of coil. This is ideal for built-in power supply such as LCD monitors and ADSL. This product is covered by US Patent Number 6,147,477. I FEATURES

Built-in timer-latch overcurrent protection circuit (requiring no current sense resistor)
Power supply voltage range : 7 V to 19 V
Reference voltage : 5.0 V ± 1 %
Error amplifier threshold voltage : 1.24 V ± 1 %
High-frequency operation capability : 1.5 MHz (Max)
Built-in standby function: 0 µA (Typ)
Built-in soft-start circuit independent of loads
Built-in totem-pole type output for Pch MOS FET I PACKAGE 24-pin plastic SSOP (FPT-24P-M03)

(TOP VIEW) (FPT-24P-M03) VCCO : VH : OUT1 : VS1 : ILIM1 : DTC1 : VCC : CSCP : FB1 : −INE1 : CS1 : RT : : CTL : GNDO : OUT2 : VS2 : ILIM2 : DTC2 : GND : VREF : FB2 : −INE2 : CS2 : CT

Pin No. Symbol I/O Descriptions VCCO Output circuit power supply terminal (Connect to same potential as VCC pin.) VH O Power supply terminal for FET drive circuit (VH = VCC − 5 V) OUT1 O External Pch MOS FET gate drive terminal VS1 I Overcurrent protection circuit input terminal ILIM1 I Overcurrent protection circuit detection resistor connection terminal. Set overcurrent detection reference voltage depending on external resistor and internal current resource (110 µA at RT = 24 kΩ) DTC1 I PWM comparator block (PWM) input terminal. Compares the lowest voltage among FB1 and DTC terminals with triangular wave and controls output. VCC Power supply terminal for reference power supply and control circuit (Connect to same potential as the VCCO terminal) CSCP Timer-latch short-circuit protection capacitor connection terminal FB1 O Error amplifier (Error Amp 1) output terminal −INE1 I Error amplifier (Error Amp 1) inverted input terminal CS1 Soft-start capacitor connection terminal RT Triangular wave oscillation frequency setting resistor connection terminal CT Triangular wave oscillation frequency setting capacitor connection terminal CS2 Soft-start capacitor connection terminal −INE2 I Error amplifier (Error Amp 2) inverted input terminal FB2 O Error amplifier (Error Amp 2) output terminal VREF O Reference voltage output terminal GND Output circuit ground terminal (Connect to same potential as GNDO terminal.) DTC2 I PWM comparator block (PWM) input terminal. Compares the lowest voltage among FB2 and DTC terminals with triangular wave and controls output. ILIM2 I Overcurrent protection circit detection resistor connection terminal. Set overcurrent detection reference voltage depending on external resistor and internal current resource (110 µA at RT = 24 kΩ) VS2 I Overcurrent protection circuit input terminal OUT2 O External Pch MOS FET gate drive terminal GNDO Output circuit ground terminal (Connect to same potential as GND terminal.) CTL I Power supply control terminal. Setting the CTL terminal at “L” level places IC in the standby mode.

−INE1 CS1 FB1 DTC1 −INE2 CS2 FB2 DTC2 CSCP 12 13 RT CT GND VREF CTL VCC GNDO VH ILIM2 VS2 OUT2 ILIM1 VS1 OUT1 VCCO 10 µA 1.24 V 1.24 V (3.1 V) SCP Comp. SCP Logic UVLO OSC VREF Bias Voltage Current Protection Logic Current Protection Logic IO = 200 mA at VCCO = 12 V IO = 200 mA at VCCO = 12 V VR1 VH VCC − 5 V 1.24 V 2.5 V 1.5 V 5.0 V bias Power ON/OFF CTL 10 µA Pch Drive2 Pch Drive1 PWM Comp.1 PWM Comp.2 Error Amp2 Error Amp1 CH1 CH2 L priority L priority L priority L priority Accuracy ±1% H:UVLO release H: at OCP H priority H: at SCP Error Amp Reference Error Amp Power Supply

I ABSOLUTE MAXIMUM RATINGS * : The packages are mounted on the epoxy board (10 cm × 10 cm). WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. I RECOMMENDED OPERATING CONDITIONS * : See“ I SETTING THE TRIANGULAR OSCILLATION FREQUENCY”. WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device’s electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand. Parameter Symbol Condition Rating Unit Min Max Power supply voltage VCC VCC, VCCO terminal V Output current IO OUT1, OUT2 terminal mA Output peak current IOP Duty ≤ 5% (t = 1/fOSC×Duty) 700 mA Power dissipation PD Ta ≤ +25 °C 740* mW Storage temperature TSTG −55 +125 Parameter Symbol Condition Value Unit Min Typ Max Power supply voltage VCC VCC, VCCO terminal V Reference voltage output current IREF VREF terminal mA VH output current IVH VH terminal mA Input voltage VINE −INE1, −INE2 terminal VCC − 0.9 V VDTC DTC1, DTC2 terminal VCC − 0.9 V Control input voltage VCTL CTL terminal V Output current IO OUT1, OUT2 terminal −45 +45 mA Output Peak current IOP Duty ≤ 5% (t = 1/fOSC×Duty) −450 +450 mA Oscillation frequency fOSC Overcurrent detection by ON resistance of FET 100 500 1000 kHz 100 500 1500 kHz Timing capacitor CT 100 560 pF Timing resistor RT 130 kΩ VH terminal capacitor CVH VH terminal 0.1 1.0 µF Soft-start capacitor CS CS1, CS2 terminal 0.1 1.0 µF Short-circuit detection capacitor CSCP CSCP terminal 0.1 1.0 µF Reference voltage output capacitor CREF VREF terminal 0.1 1.0 µF Operating ambient temperature Ta −30 +25 +85

I ELECTRICAL CHARACTERISTICS (VCC = VCCO = 12 V, VREF = 0 mA, Ta = +25 °C) (Continued) Parameter Symbol Pin No Conditions Value Unit Min Typ Max 1.Reference voltage block [REF] Output voltage VREF Ta = +25 °C 4.95 5.00 5.05 V Output voltage temperature variation ∆VREF/ VREF Ta = 0 °C to +85 °C 0.5* Input stability Line VCC = 7 V to 19 V mV Load stability Load VREF = 0 mA to −1 mA mV Short-cuircuit output current IOS VREF = 1 V −50 −25 −12 mA 2.Under voltage lockout protection circuit block [UVLO] Threshold voltage VTLH VREF = 2.6 2.8 3.0 V VTHL VREF = 2.4 2.6 2.8 V Hysteresis width VH 0.2 * V 3.Short-circuit detection block [SCP Logic] Threshold voltage VTH 0.68 0.73 0.78 V Input source current ICSCP −1.4 −1.0 −0.6 µA Reset voltage VRST VREF = 2.4 2.6 2.8 V 4.Short-circuit detection block [SCP Comp] Threshold voltage VTH 2.8 3.1 3.4 V 5.Triangular wave oscillator block [OSC] Oscillation frequency fOSC CT = 100 pF, RT = 24 kΩ 450 500 550 kHz Frequency temperature variation ∆fOSC/ fOSC Ta = 0 °C to +85 °C 6.Soft- start block [CS1, CS2] Charge current ICS 11, 14 CS1 = CS2 = 0 V −14 −10 µA 7.Error amplifier bolck [Error Amp1, Error Amp2] Threshold voltage VTH 9, 16 FB1 = FB2 = 2 V 1.227 1.240 1.253 V Input bias current IB 10, 15 −INE1 = −INE2 = 0 V −120 −30 nA Voltage gain AV 9, 16 DC 100* dB

(Continued) (VCC = VCCO = 12 V, VREF = 0 mA, Ta = +25 °C) *: Standard design value. Parameter Symbol Pin No. Conditions Value Unit Min Typ Max 8.Error amplifier bolck [Error Amp1, Error Amp2] Frequency bandwidth BW 9, 16 AV = 0 dB 1.6* MHz Output voltage VOH 9, 16 4.7 4.9 V VOL 9, 16 200 mV Output source current ISOURCE 9, 16 FB1 = FB2 = 2 V mA Output sink current ISINK 9, 16 FB1 = FB2 = 2 V 150 200 µA 9.PWM comparator block [PWM Comp.1, PWM Comp.2] Threshold voltage VT0 6, 19 Duty cycle = 0 % 1.4 1.5 V VT100 6, 19 Duty cycle = Dtr 2.5 2.6 V Input current IDTC 6, 19 DTC1 = DTC2 = 0.4 V −2.0 −0.6 µA 10.Overcurrent protection circuit block [OCP1, OCP2] ILIM terminal input current ILIM 5, 20 RT = 24 kΩ, CT = 100 pF 110 121 µA Offset voltage VIO 5, 20 1 * mV 11.Bias voltage block [VH] Output voltage VH VCC = VCCO = 7 V to 19 V VH = 0 mA to 30 mA VCC− 5.5 VCC− 5.0 VCC− 4.5 V 12.Output block [Drive1, Drive2] Output source current ISOURCE 3, 22 OUT1 to OUT4 = 7 V, Duty ≤ 5 % (t = 1/fOSC×Duty) −300 mA Output sink current ISINK 3, 22 OUT1 to OUT4 = 12 V, Duty ≤ 5 % (t = 1/fOSC×Duty) 350 mA Output ON resistor ROH 3, 22 OUT1 = OUT2 = −45 mA 8.0 12.0 Ω ROL 3, 22 OUT1 = OUT2 = 45 mA 6.5 9.7 Ω 13.Control block [CTL] CTL input voltage VIH IC Active mode V VIL IC Standby mode 0.8 V Input current ICTLH CTL = 5 V 100 µA ICTLL CTL = 0 V µA 14.General Standby current ICCS 1, 17 CTL = 0 V µA Power supply current ICC 1, 17 CTL = 5 V 4.0 6.0 mA

(Continued) Ta = +25 °C CTL = 5 V Ta = +25 °C CTL = 5 V VREF = 0 mA Ta = +25 °C VCC = 12 V CTL = 5 V VCC = 12 V CTL = 5 V VREF = 0 mA 2.0 1.5 1.0 0.5 0.0 −0.5 −1.0 −1.5 −2.0 −40 −20 100 Ta = +25 °C VCC = 12 V VREF = 0 mA 500 400 300 200 100 ICTL VREF Power supply current ICC (mA) Reference voltage VREF (V) Power Supply Current vs. Power Supply Voltage Reference Voltage vs. Power Supply Voltage Power supply voltage VCC (V) Power supply voltage VCC (V) Reference Voltage vs. Ambient Temperature Reference voltage VREF (V) Ambient temperature Ta (°C) Reference voltage ∆VREF (%) Reference Voltage vs. Ambient Temperature Ambient temperature Ta (°C) CTL terminal current ICTL (µA) CTL terminal Current vs. CTL terminal Voltage CTL terminal voltage VCTL (V) Reference voltage VREF (V)

(Continued) Ta = +25 °C VCC = 12 V CTL = 5 V CT = 39 pF 10000 1000 100 CT = 100 pF CT = 220 pF CT = 560 pF 100 1000 Ta = +25 °C VCC = 12 V CTL = 5 V RT = 11 kΩ 10000 1000 100 RT = 24 kΩ RT = 68 kΩ RT = 130 kΩ 100 1000 10000 Ta = +25 °C VCC = 12 V CTL = 5 V RT = 47 kΩ 3.2 3.0 2.8 2.6 2.4 2.2 2.0 1.8 1.6 1.4 1.2 200 400 600 800 1000 1200 1600 1400 VCC = 12 V CTL = 5 V RT = 24 kΩ CT = 100 pF 3.2 3.0 2.8 2.6 2.4 2.2 2.0 1.8 1.6 1.4 1.2 −40 −20 100 VCC = 12 V CTL = 5 V RT = 24 kΩ CT = 100 pF 560 540 520 500 480 460 440 −40 −20 100 Triangular Wave Upper and Lower Limit Voltage vs. Ambient Temperature Triangular wave upper and lower limit voltage VCT (V) Ambient temperature Ta ( °C) Triangular Wave Oscillation Frequency vs. Timing Resistor Triangular wave oscillation frequency fOSC (kHz) Timing resistor RT (kΩ) Triangular Wave Oscillation Frequency vs. Timing Capacitor Triangular wave oscillattion frequency fOSC (kHz) Timing capacitor CT (pF) Triangular Wave Oscillation Frequency vs. Ambient Temperature Triangular wave oscillation frequency fOSC (kHz) Ambient temperature Ta ( °C) Triangular wave upper and lower limit voltage VCT (V) Triangular Wave Upper and Lower Limit Voltage vs. Triangular Wave Oscillation Frequency Triangular wave oscillation frequency fOSC (kHz) Ta = +25 °C CTL = 5 V RT = 24 kΩ CT = 100 pF 560 540 520 500 480 460 440 Triangular Wave Oscillation Frequency vs. Power supply voltage Triangular wave oscillation frequency fOSC (kHz) Power supply voltage VCC (V) Upper Lower Upper Lower

(Continued) (15) (14) (16) IN OUT Error Amp1 (Error Amp2) 1 µF 1.24 V 10 kΩ 2.4 kΩ 240 kΩ 10 kΩ −10 −20 −30 −40 180 −90 −180 100 1 k 10 k 100 k 1 M 10 M Ta = +25 °C VCC = 12 V AV ϕ 1000 800 600 400 200 740 −40 −20 100 Error Amplifier, Gain, Phase vs. Frequency Gain AV (dB) Phase φ (deg) Frequency f (Hz) Power Dissipation vs. Ambient Temperature Power dissipation PD (mW) Ambient temperature Ta ( °C)

(1) Reference voltage block (REF) The reference voltage circuit generates a temperature-compensated reference voltage (5.0 V Typ) from the voltage supplied from the power supply terminal (pin 7). The voltage is used as the reference voltage for the IC’s internal circuitry. The reference voltage can supply a load current of up to 1 mA to an external device through the VREF terminal (pin 17). (2) Triangular-wave oscillator block (OSC) The triangular wave oscillator incorporates a timing capacitor and a timing resistor connected respectively to the CT terminal (pin 13) and RT terminal (pin 12) to generate triangular oscillation waveform amplitude of 1.5 V to 2.5 V. The triangular waveforms are input to the PWM comparator in the IC. (3) Error amplifier block (Error Amp1, Error Amp2) The error amplifier detects the DC/DC converter output voltage and outputs PWM control signals. In addition, an arbitrary loop gain can be set by connecting a feedback resistor and capacitor from the output terminal to inverted input terminal of the error amplifier, enabling stable phase compensation to the system. Also, it is possible to prevent rush current at power supply start-up by connecting a soft-start capacitor with the CS1 terminal (pin 11) and CS2 terminal (pin 14) which are the non-inverted input terminal for Error Amp. The use of Error Amp for soft-start detection makes it possible for a system to operate on a fixed soft-start time that is independent of the output load on the DC/DC converter. (4) PWM comparator block (PWM Comp.) The PWM comparator is a voltage-to-pulse width modulator that controls the output duty depending on the input/ output voltage. The comparator keeps output transistor on while the error amplifier output voltage remain higher than the triangular wave voltage. (5) Output block The output block is in the totem pole configuration, capable of driving an external P-channel MOS FET. (6) Bias voltage block (VH) This bias voltage circuit outputs VCC − 5 V(Typ) as minimum potential of the output circuit. In standby mode, this circuit outputs the potential equal to VCC.

When CTL terminal (pin 24) is “L” level, IC becomes the standby mode. The power supply current is 10 µA (Max) at the standby mode. On/Off Setting Conditions Protective Functions (1) Timer-latch overcurrent protection circuit block (OCP) The timer-latch overcurrent protection circuit is actuated upon completion of the soft-start period. When an overcurrent flows, the circuit detects the increase in the voltage between the FET’s drain and source using the external FET ON resistor, actuates the timer circuit, and starts charging the capacitor CSCP con-nected to the CSCP terminal (pin 8). If the overcurrent remains flowing beyond the predetermined period of time, latch is set and OUT terminlas (pin 3,22) of each channel are fixed at “H” level. And the circuit sets the latch to turn off the external FET. The detection current value can be set by resistor RLIM1 connected between the FET’s drain and the ILIM1 terminal (pin 5) and resistor RLIM2 connected between the drain and the ILIM2 terminal (pin 20). Changing connection enables to detect overcurrent at current sense resistor. To reset the actuated protection circuit, either the power supply turn off and on again or set the CTL terminal (pin 6) to the “L” level to lower the VREF terminal (pin 17) voltage to 2.4 V (Min) or less. (See “1. Setting Timer- Latch Overcurrent Protection Detection Current” in “IABOUT TIMER-LATCH PROTECTION CIRCUIT”.) (2) Timer-latch short-circuit protection circuit (SCP Logic, SCP Comp.) The short-circuit detection comparator (SCP Comp.) detects the output voltage level of Error Amp, and if the error amp output voltage of any channel falls below the short-circuit detection voltage (3.1 V Typ), the timer circuits are actuated to start charging the external capacitor CSCP connected to the CSCP terminal (pin 8). When the capacitor voltage reaches about 0.73 V, the circuit is turned off the output transistor and sets the dead time to 100 %. To reset the actuated protection circuit, either the power supply turn off and on again or set the CTL terminal (pin 24) to the “L” level to lower the VREF terminal (pin 17) voltage to 2.4 V (Min) or less. (See “2. Setting Time Constant for Timer-Latch Short-Circuit Protection Circuit” in “IABOUT TIMER-LATCH PROTECTION CIR- CUIT”.) (3) Under voltage lockout protection circuit (UVLO) The transient state or a momentary decrease in supply voltage, which occurs when the power supply is turned on, may cause the IC to malfunction, resulting in breakdown or degradation of the system. To prevent such malfunctions, under voltage lockout protection circuit detects a decrease in internal reference voltage with respect to the power supply voltage, turns off the output transistor, and sets the dead time to 100% while holding the CSCP terminal (pin 8) at the “L” level. The circuit restores the output transistor to normal when the supply voltage reaches the threshold voltage of the undervoltage lockout protection circuit. (4) Protection circuit operating function table This table refers to output condition when protection circuit is operating. CTL Power L OFF (Standby) H ON (Operating) Operating circuit CS1 CS2 OUT1 OUT2 Overcurrent protection circuit L L H H Short-circuit protection circuit L L H H Under-voltage lockout L L H H

I SETTING THE OUTPUT VOLTAGE I SETTING THE TRIANGULAR OSCILLATION FREQUENCY The triangular oscillation frequency is determined by the timing capacitor (CT) connected to the CT terminal (pin 13), and the timing resistor (RT) connected to the RT terminal (pin 12). Moreover, it shifts more greatly than the caluculated values according to the constant of timing resistor (RT) when the triangular wave oscillation frequency exceeds 1 MHz. Therefore, set it referring to “Triangular Wave Oscillation Frequency vs. Timing Resistor” and “Triangular Wave Oscillation Frequency vs. Timing Capacitor” in “I TYPICAL CHARACTERISTICS”. Triangular oscillation frequency : fOSC (CS2) CS1 (−INE2) −INE1 VO 1.24 V Error Amp 1.24 VO (V) = (R1 + R2)

Output Voltage Setting Circuit fOSC (kHz) := 1200000 CT (pF) •RT (kΩ)

I SETTING THE SOFT-START AND DISCHARGE TIMES To prevent rush currents when the IC is turned on, you can set a soft-start by connecting soft-start capacitors (CS1 and CS2) to the CS1 terminal (pin 11) for channel 1 and the CS2 terminal (pin 14) for channel 2, respectively. When CTL terminal (pin 24) goes to “H” level and IC starts (VCC ≥ UVLO threshold voltage), the external soft- start capacitors (CS1 and CS2) connected to CS1 and CS2 terminals are charged at 10 µA. The error amplifier output (FB1 (pin 9) , FB2 (pin 16) ) is determined by comparison between the lower one of the potentials at two non-inverted input terminals (1.24 V, CS1 terminal voltages) and the inverted input terminal voltage (−INE1 (pin 10) voltage, −INE2 (pin 15) voltage). The FB1 (FB2) terminal voltage is decided for the soft-start period by the comparison between 1.24 V in an internal reference voltage and the voltages of the CS1 (CS2) terminal. The DC/DC converter output voltage rises in proportion to the CS1 (CS2) terminal voltage as the soft-start capacitor connected to the CS1 (CS2) terminal is charged. The soft-start time is obtained from the following formula: Soft-start time: ts (time to output 100%) ts (s) := 0.124 × CS (µF) t := 5 V := 1.24 V := 0 V CS1 (CS2) terminal voltage Error Amp block −INE1 (−INE2) voltage Soft-start time (ts)

(−INE2) CS1 (CS2) CS1 (CS2) −INE1 10 µA FB1 (FB2) VREF VO Error Amp UVLO 1.24 V L priority CH ON/OFF signal L : ON, H : OFF

Soft-Start Circuit

I TREATMENT WITHOUT USING CS TERMINAL When not using the soft-start function, open the CS1 terminal (pin 11) and the CS2 terminal (pin 14) .

11 CS1

“OPEN” “OPEN”

Without Setting Soft-Start Time

I ABOUT TIMER-LATCH PROTECTION CIRCUIT Setting Timer-Latch Overcurrent Protection Detection Current The overcurrent protection circuit is actuated upon completion of the soft-start period. When an overcurrent flows, the circuit detects the increase in the voltage between the FET’s drain and source using the external FET ON resistor (RON), actuates the timer circuit, and starts charging the capacitor CSCP connected to the CSCP terminal (pin 8). If the overcurrent remains flowing beyond the predetermined period of time, the circuit sets the latch to fix OUT terminals (pin 3, 22) at “H” level and turn off the external FET. The detection current value can be set by the resistors (RLIM1 and RLIM2) connected between the FET’s drain and the ILIM1 terminal (pin 5) and between the drain and the ILIM2 terminal (pin 20), respectively. The internal current (ILIM) can be set by the timing resistor (RT) connected to the RT terminal (pin 12). Time until activating timer circuit and setting latch is equal to short-circuit detection time in "2. Setting Time Constant for Timer-Latch Short-Circuit Protection Circuit". Internal current value: ILIM Detection current value: IOCP RLIM : Overcurrent detection resistor RON : External FET ON resistor VIN : Input voltage VO : DC/DC converter output voltage fOSC : Oscillation frequency L : Coil inductance To reset the actuated protection circuit, either the power supply turn off and on again or set the CTL terminal (pin 24) to the "L" level to lower the VREF terminal (pin 17) voltage to 2.4 V (Min) or less. ILIM (µA) := 2700 RT (kΩ) IOCP (A) := ILIM(A) × RLIM(Ω) RON (Ω) (VIN(V) − VO(V)) × VO(V) 2 × VIN(V) × fOSC(Hz) × L(H) −−−− CSCP Current Protection Logic (1 µA) VREF UVLO S Latch R ILIM1 (RLIM) (ILIM2) VS1 (VS2) VIN L VO Each Channel Drive

Overcurrent detection circuit

Overcurrent Protection Circuit: Range of Operation When an overcurrent flow occurs, if the increased voltage between the drain and source of the FET is detected by means of the external FET (Q1) resistor, operational stability is lost when the external FET (Q1) ON interval determined by the oscillation frequency, input voltage, and output voltage falls below 450 ns. Therefore, the circuit should be used within a range that ensures that the ON interval does not fall below 450ns, according to the following formula. If the ON interval of the external FET (Q1) is below 450ns, we recommend the use of an overcurrent detection resistor RS to detect overcurrent, as shown below. This example shows the range of operation of the overcurrent detection function with a setting of Vo = 3.3V. ON interval 450 (ns) ≥ VO (V) VIN (V) × fOSC (Hz) ILIM1 (ILIM2) VS1 (VS2) VIN ErrAmp (Rs) 1600 1400 1200 1000 800 400 200 VCC (V) fOSC (kHz) Overcurrent Detection Function Operating Range VO = set to 3.3 V Operation Range

Method to detect by current when external FET(Q1) is turned on Connect to RS when using RS ILIM1 (ILIM2) VS1 (VS2) VIN RS ErrAmp 1600 1400 1200 1000 800 600 400 200 VCC (V) fOSC (kHz) Overcurrent Detection Function Operating Range VO = set to 3.3 V Operation Range
Method to detect by mean current

Setting Time Constant for Timer-Latch Short-Circuit Protection Circuit Each channel uses the short-circuit detection comparator (SCP Comp.) to always compare the error amplifier′s output level to the reference voltage (3.1 V Typ). While DC/DC converter load conditions are stable on all channels, the short-circuit detection comparator output remains at “L” level, and the CSCP terminal (pin 8) is held at “L” level. If the load condition on a channel changes rapidly due to a short-circuit of the load, causing the output voltage to drop, the output of the short-circuit detection comparator goes to “H” level. This causes the external short- circuit protection capacitor CSCP connected to the CSCP terminal to be charged at 1 µA. Short-circuit detection time (tSCP) tSCP (s) := 0.73 × CSCP (µF) When the capacitor CSCP is charged to the threshold voltage (VTH := 0.73 V), the latch is set and the external FET is turned off (dead time is set to 100%). At this time, the latch input is closed and the CSCP terminal is held at “L” level. If a short-circuit is detected on either of the two channels, both channels are shut off. When the power supply is turned on back or VREF terminal (pin 17) voltage is less than 2.4 V (Min) by setting CTL terminal (pin 24) to “L” level, the latch is released. VO (−INE2) −INE1 (FB2) FB1 CSCP Error Amp SCP Comp. (3.1 V) (1.24 V) (1 µA) VREF UVLO S Latch R To each channel Drive

Timer-latch short-circuit protection circuit

I TREATMENT WITHOUT USING CSCP TERMINAL When not using the timer-latch short-circuit protection circuit, connect the CSCP terminal (pin 8) to GND with the shortest distance. I RESETTING THE LATCH OF EACH PROTECTION CIRCUIT When the overcurrent, or short-circuit protection circuit detects each abnormality, it sets the latch to fix the output at the "L" level. To reset the actuated protection circuit, either the power supply turn off and on again or set the CTL terminal (pin 24) to the "L" level to lower the VREF terminal (pin 17) voltage to 2.4 V (Min) or less. CSCP GND

Treatment without using CSCP

1.24 V

17 VREF

77.8 kΩ 24.8 kΩ CTL GND kΩ 104 kΩ CSX VCC GND VREF (5.0 V) RT GND (3.1 V) 1.35 V VCC CSCP 2 kΩ GND VREF (5.0 V) CT GND (3.1 V) −INEX CSX GND VCC VREF (5.0 V) FBX 1.24 V ILIMX GND GNDO VCCO VSX VCC DTCX GND VCC FBX CT VCC GND VCCO VH GNDO X : Each channel No. 〈〈Reference voltage block〉〉 〈〈Control block〉〉 〈〈Soft-start block〉〉 〈〈Short-circuit detection block〉〉 〈〈Triangular wave oscillator block (RT) 〉〉 〈〈Triangular wave oscillator (CT) block〉〉 〈〈Error amplifier block (CH1, CH2) 〉〉 〈〈Overcurrent protection circuit block〉〉 〈〈PWM comparator block (CH1, CH2) 〉〉 〈〈Output block (CH1, CH2) 〉〉 O GNDO VCCO VH 〈〈Bias voltage block〉〉

A B B A R10R11 68 kΩ 220 kΩ C16 0.1 µF C12 1000 pF C14 1000 pF C21 1000 pF 150 kΩ56 kΩ R15R16 R14 68 kΩ 220 kΩ R13 C17 0.1 µF 13 kΩ 100 kΩ VIN (7 V to 19 V) 24 kΩ 100 pF C20 0.1 µF C10 0.1 µF µF 82 µF µF C11 0.1 µF 2.7 kΩ VO2 (3.3 V) 15 µF µF 82 µF µF 2.7 kΩ VO1 (5.0 V) 15 µF VREF VREF −INE1 CS1 FB1 DTC1 −INE2 CS2 FB2 DTC2 CSCP 12 13 RT CT GND VREF CTL VCC GNDO VH ILIM2 VS2 OUT2 ILIM1 VS1 OUT1 VCCO 10 µA 1.24 V 1.24 V 3.1 V SCP Comp. SCP Logic UVLO OSC VREF Bias Voltage Current Protection Logic Current Protection Logic IO = 200 mA at VCCO = 12 V IO = 200 mA at VCCO = 12 V VR1 VH VCC − 5 V 1.24 V 2.5 V 1.5 V 5.0 V bias Power ON/OFF CTL 10 µA Pch Drive2 Pch Drive1 PWM Comp.1 PWM Comp.2 Error Amp2 Error Amp1 CH1 CH2 Step- down Step- down L priority L priority L priority L priority H priority accuracy ± 1% UVLO release at OCP at SCP Charging current (1 mA) Error Amp Reference Error Amp Power Supply CH1 ON/OFF signal (Hiz : ON, L : OFF) CH2 ON/OFF signal (Hiz : ON, L : OFF) H : ON (Power ON) L : OFF (Standby mode) VTH = 1.4 V

Note : TOSHIBA : TOSHIBA Corporation ROHM : ROHM Co., Ltd SANYO : SANYO Electric Co., Ltd. TDK : TDK Corporation SUMIDA : SUMIDA Electric Co., Ltd. ssm : SUSUMU Co., Ltd. COMPONENT ITEM SPECIFICATION VENDOR PARTS No. Q1, Q2 Pch FET VDS = −30 V, ID = −6 A TOSHIBA TPC8102 D1, D2 Diode VF = 0.42 V (Max) , at IF = 3 A ROHM RB0530L-30 L1, L2 Inductor 15 µH

3.6 A, 50 mΩ

C2, C6 C3, C7 C4, C8 C10, C11, C20 C12, C14, C21 C16, C17 Ceramics Condenser OS-CONTM Ceramics Condenser OS-CONTM Ceramics Condenser Ceramics Condenser Ceramics Condenser 100 pF 10 µF 10 µF 82 µF 0.1 µF 1000 pF 0.1 µF 50 V 20 V 25 V 6.3 V 50 V 50 V 50 V TDK SANYO TDK SANYO TDK TDK TDK C1608CH1H101J 20SVP10M C3225JF1E106Z 6SVP82M C1608JB1H104K C1608JB1H102K C1608JB1H104K R4, R5 R8, R13 R9, R14 R10 R11 R15 R16 Resistor Resistor Resistor Resistor Resistor Resistor Resistor Resistor 24 kΩ 2.7 kΩ 220 kΩ 68 kΩ 150 kΩ 56 kΩ 100 kΩ 13 kΩ 0.5 % 0.5 % 0.5 % 0.5 % 0.5 % 0.5 % 0.5 % 0.5 % ssm ssm ssm ssm ssm ssm ssm ssm RR0816P-243-D RR0816P-272-D RR0816P-224-D RR0816P-683-D RR0816P-154-D RR0816P-563-D RR0816P-104-D RR0816P-133-D

Pch MOS FET The P-ch MOSFET for switching use should be rated for at least 20% more than the maximum input voltage. To minimize continuity loss, use a FET with low RDS(ON) between the drain and source. For high input voltage and high frequency operation, on/off-cycle switching loss will be higher so that power dissipation must be considered. In this application, the Toshiba TPC8102 is used. Continuity loss, on/off switching loss, and total loss are deter- mined by the following formulas. The selection must ensure that peak drain current does not exceed rated values, and also must be in accordance with overcurrent detection levels. Continuity loss : PC On-cycle switching loss : PS (ON) Off-cycle switching loss : PS (OFF) Total loss : PT PT = PC + PS (ON) + PS (OFF) Example: Using the Toshiba TPC8102 CH1 Input voltage VIN (Max) = 19 V, output voltage VO = 5 V, drain current ID = 3 A, Oscillation frequency fOSC = 500 kHz, L = 15 µH, drain-source on resistance RDS (ON) := 50 mΩ, tr = tf := 100 ns. Drain current (Max) : ID (Max) Drain current (Min) : ID (Min) PC = ID 2 × RDS (ON) × Duty PS (ON) = VD (Max) × ID × tr × fOSC PS (OFF) = VD (Max) × ID (Max) × tf × fOSC ID (Max) = IO + VIN − VO ton = 3 + 19 − 5 × 0.263 2 × 15 × 10−6 500 × 103 := 3.25 (A) ID (Min) = IO − VIN − VO ton = 3 − 19 − 5 × 0.263 2 × 15 × 10−6 500 × 103 := 2.75 (A)

The above power dissipation figures for the TPC8102 are satisfied with ample margin at 2.4 W (Ta = +25 °C) . CH2 Input voltage VIN (Max) = 19 V output voltage VO = 3.3 V, drain current ID = 3 A, Oscillation frequency fOSC = 500 kHz, L = 15 µH, drain-source on resistance RDS (ON) := 50 mΩ, tr = tf := 100 ns. Drain current (Max) : ID (Max) Drain current (Min) : ID (Min) PC = ID 2 × RDS (ON) × Duty = 3 2 × 0.05 × 0.263 := 0.118 W PS (ON) = VD (Max) × ID × tr × fOSC 19 × 3 × 100 × 10−9 × 500 × 103 := 0.475 W PS (OFF) = VD (Max) × ID (Max) × tf × fOSC 19 × 3.25 × 100 × 10−9 × 500 × 103 := 0.515 W PT = PC + PS (ON) + PS (OFF) := 1.108 W ID (Max) = IO + VIN − VO ton = 3 + 19 − 3.3 × 0.174 2 × 15 × 10−6 500 × 103 := 3.18 (A) ID (Min) = IO − VIN − VO ton = 3 − 19 − 3.3 × 0.174 2 × 15 × 10−6 500 × 103 := 2.82 (A)

The above power dissipation figures for the TPC8102 are satisfied with ample margin at 2.4 W (Ta = +25 °C) .

Inductors In selecting inductors, it is of course essential not to apply more current than the rated capacity of the inductor, but also to note that the lower limit for ripple current is a critical point that if reached will cause discontinuous operation and a considerable drop in efficiency. This can be prevented by choosing a higher inductance value, which will enable continuous operation under light loads. Note that if the inductance value is too high, however, direct current resistance (DCR) is increased and this will also reduce efficiency. The inductance must be set at the point where efficiency is greatest. Note also that the DC superimposition characteristics become worse as the load current value approaches the rated current value of the inductor, so that the inductance value is reduced and ripple current increases, causing loss of efficiency. The selection of rated current value and inductance value will vary depending on where the point of peak efficiency lies with respect to load current. Inductance values are determined by the following formulas. The L value for all load current conditions is set so that the peak to peak value of the ripple current is 1/2 the load current or less. Inductance value : L PC = ID 2 × RDS (ON) × Duty := 0.078 W PS (ON) = VD (Max) × ID × tr × fOSC 19 × 3 × 100 × 10−9 × 500 × 103 := 0.475 W PS (OFF) = VD (Max) × ID (Max) × tf × fOSC = 19 × 3.18 × 100 × 10−9 × 500 × 103 := 0.504 W PT = PC + PS (ON) + PS (OFF) := 1.057 W L ≥ 2 (VIN − VO) ton IO

Example: CH1 CH2 Inductance values derived from the above formulas are values that provide sufficient margin for continuous operation at maximum load current, but at which continuous operation is not possible at light loads. It is therefore necessary to determine the load level at which continuous operation becomes possible. In this application, the Sumida CDRH104R-150 is used. At 15 µH, the load current value under continuous operating conditions is determined by the following formula. Load current value under continuous operating conditions : IO Example: Using the CDRH104R-150 15 µH (allowable tolerance ±30%) , rated current = 3.6 A CH1 CH2 L ≥ 2 (VIN − VO) ton IO ≥ 2 × (19 − 5) × × 0.263 IO 500 × 103 ≥ 4.91 µH L ≥ 2 (VIN − VO) ton IO ≥ 2 × (19 − 3.3) × × 0.174 IO 500 × 103 ≥ 3.64 µH IO ≥ VO toff IO ≥ VO toff × (1 − 0.263) 2 × 15 × 10−6 500 × 103 ≥ 245.7 mA IO ≥ VO toff 3.3 × (1 − 0.174) 2 × 15 × 10−6 500 × 103 ≥ 181.7 mA

To determine whether the current through the inductor is within rated values, it is necessary to determine the peak value of the ripple current as well as the peak-to-peak values of the ripple current that affect the output ripple voltage. The peak value and peak-to-peak value of the ripple current can be determined by the following formulas. Peak value : IL Peak-to-peak value : ∆IL Example: Using the CDRH104R-150 15 µH (allowable tolerance ±30%) , rated current = 3.6 A Peak value: CH1 CH2 Peak-to-peak value: CH1 CH2 IL ≥ IO + VIN − VO ton ∆IL = VIN − VO ton L IL ≥ IO + VIN − VO ton ≥ 3 + 19 − 5 × 0.263 2 × 15 × 10−6 500 × 103 ≥ 3.25 A IL ≥ IO + VIN − VO ton ≥ 3 + 19 − 3.3 × 0.174 2 × 15 × 10−6 500 × 103 ≥ 3.18 A ∆IL = VIN − VO ton L 19 − 5 × 0.263 15 × 10−6 500 × 103 = 0.491 A ∆IL = VIN − VO ton L = 19 − 3.3 × 0.174 15 × 10−6 500 × 103 = 0.364 A

Flyback diode The flyback diode is generally used as a Shottky barrier diode (SBD) when the reverse voltage to the diode is less than 40V. The SBD has the characteristics of higher speed in terms of faster reverse recovery time, and lower forward voltage, and is ideal for achieving high efficiency. As long as the DC reverse voltage is sufficiently higher than the input voltage, the average current flowing through the diode is within the average output current level, and peak current is within peak surge current limits, there is no problem. In this application the Rohm RB053L-30 is used. The diode average current and diode peak current can be calculated by the following formulas. Diode mean current : IDi Diode peak current : IDip Example: Using the Rohm RB053L-30 VR (DC reverse voltage) = 30 V, average output voltage = 3.0 A, peak surge current = 70 A, VF (forward voltage) = 0.42 V, IF = 3.0 A CH1 CH2 CH1 CH2 IDi ≥ IO × (1 − VO VIN IDip ≥ (IO + VO toff) IDi ≥ IO × (1 − VO VIN ≥ 3 × (1 − 0.263) ≥ 2.21 A IDi ≥ IO × (1 − VO VIN ≥ 3 × (1 − 0.174) ≥ 2.48 A IDip ≥ (IO + VO toff) ≥ 3.24 A IDip ≥ (IO + VO toff) ≥ 3.18 A

Smoothing Capacitor The smoothing capacitor is an indispensable element for reducing ripple voltage in output. In selecting a smooth- ing capacitor it is essential to consider equivalent series resistance (ESR) and allowable ripple current. Higher ESR means higher ripple voltage, so that to reduce ripple voltage it is necessary to select a capacitor with low ESR. However, the use of a capacitor with low ESR can have substantial effects on loop phase characteristics, and therefore requires attention to system stability. Care should also be taken to use a capacity with sufficient margin for allowable ripple current. This application uses the (OS-CON TM) 6SVP82M made by Sanyo. The ESR, capacitance value, and ripple current can be calculated from the following formulas. Equivalent Series Resistance : ESR Capacitance value : CL Ripple current : ICLrms Example: Using the 6SVP82M Rated voltage = 6.3 V, ESR = 50 mΩ, maximum allowable ripple current = 1570 mArms Equivalent series resistance CH1 ESR ≤ ∆VO ∆IL 2πfCL CL ∆IL 2πf (∆VO − ∆IL × ESR) ICLrms ≥ (VIN − VO) ton 2√3L ESR ≤ ∆VO ∆IL 2πfCL ≤ 0.050 0.491 2π × 500 × 103 × 82 × 10−6 ≤ 98.0 mΩ

ESR ≤ ∆VO ∆IL 2πfCL ≤ 0.033 0.364 2π × 500 × 103 × 82 × 10−6 ≤ 86.8 mΩ CL ≥ ∆IL 2πf (∆VO − ∆IL × ESR) 0.491 ≥ 6.14 µF CL ≥ ∆IL 2πf (∆VO − ∆IL × ESR) 0.364 ≥ 7.83 µF ICLrms ≥ (VIN − VO) ton 2√3L (19 − 5) × 0.263 ≥ 141.7 mArms ICLrms ≥ (VIN − VO) ton 2√3L (19 − 3.3) × 0.174 ≥ 105.1 mArms

(Continued) Vin = 7 V Vin = 10 V Vin = 19 V Vin = 12 V 100 10 m 100 m Vin = 7 V Vin = 10 V Vin = 19 V Vin = 12 V 100 10 m 100 m TOTAL efficiency η (%) Input voltage VIN (V) TOTAL Efficiency vs. Input Voltage Each CH efficiency η (%) Input voltage VIN (V) Each CH Efficiency vs. Input Voltage Ta = +25 °C

5 V Output

SW1 = OFF SW2 = ON Ta = +25 °C

3.3 V Output

SW1 = ON SW2 = OFF

(Continued) VG (V) VS (V) t (µs) Ta = +25 °C VIN = 12 V CTL = 5 V VO = 5 V RL = 1.67 Ω VG (V) VS (V) t (µs) Ta = +25 °C VIN = 12 V CTL = 5 V VO = 3.3 V RL = 1.1 Ω Switching Wave Form (CH1) Switching Wave Form (CH2)

••• Printed circuit board ground lines should be set up with consideration for common impedance.
••• Take appropriate static electricity measures.
Containers for semiconductor materials should have anti-static protection or be made of conductive material.
After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
Work platforms, tools, and instruments should be properly grounded.
Working personnel should be grounded with resistance of 250 kΩ to 1 MΩ between body and ground.
••• Do not apply negative voltages. The use of negative voltages below –0.3 V may create parasitic transistors on LSI lines, which can cause abnormal operation. I ORDERING INFORMATION Part number Package Remarks MB39A104PFV 24-pin plastic SSOP (FPT-24P-M03)

(FPT-24P-M03) Note 1) *1 : Resin protrusion. (Each side : +0.15 (.006) MAX) . Note 2) *2 : These dimensions do not include resin protrusion. Note 3) Pins width and pins thickness include plating thickness. Note 4) Pins width do not include tie bar cutting remainder. Dimensions in mm (inches) Note : The values in parentheses are reference values. C 2003 FUJITSU LIMITED F24018S-c-4-5 5.60±0.10 7.60±0.20 0.10(.004) 0.65(.026) –0.07 +0.08 0.24 .009 +.003 –.003 M 0.13(.005) INDEX 0.17±0.03 (.007±.001) "A" 0.25(.010) 0.10±0.10 (.004±.004) (Stand off) Details of "A" part (Mounting height) 1.25 +0.20 –0.10 –.004 +.008 .049 0~8˚ 0.50±0.20 (.020±.008) 0.60±0.15 (.024±.006) 0.10(.004)

All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party’s intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan. F0308  FUJITSU LIMITED Printed in Japan

Summary

2-ch DC/DC Converter IC

Description

2-ch DC/DC Converter IC

Source title RR0816P-243-D Datasheet(PDF) - fujitsu semiconductor

Read RR0816P-243-D online.