RMPA0951AT FAIRCHILD | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 11

Technical content

Features

  • Single positive-supply operation
  • High dual-mode (AMPS/CDMA) efficiency
  • Excellent linearity
  • Small size: 6.0 x 6.0 x 1.5 mm LCC package
  • 5 0 Ω matched input and output module
  • Adjustable quiescent current and power-down mode
  • Suitable for CDMA and CDMA2000 1X systems Absolute Ratings Notes: No permanent damage with only one parameter set at extreme limit and other parameters typical. Typical RF input powers for (+28dBm, CDMA) is -3dBm and for (+31dBm, AMPS) is +2dBm. Symbol Parameter Ratings Units Vc1, Vc2 Supply Voltage 6.0 V Vref Reference Voltage 1.5 to 4.0 V Pin RF Input Power +7 dBm VSWR Load VSWR 6:1 Tc Case Operating Temperature -30 to +85 °C Tstg Storage Temperature -55 to +150 °C Device

©2004 Fairchild Semiconductor Corporation RMPA0951AT Rev. D RMPA0951AT

Electrical Characteristics

Notes: All parameters to be met at Ta = +25°C, Vcc = +3.4V, Vref = 3.0V and load VSWR 1.2:1. Load VSWR 6:1 all phase angles. CDMA waveform measured using the ratio of the average power within the 1.23 MHz signal channel to the power within a 30 kHz resolution bandwidth, at a 885 KHz offset, Pout = 28dBm, offset is ±885 KHz, ±1.98 MHz. No applied RF signal. Vcc = +3.4V nominal, Vref = +0.2V maximum. Guaranteed by design. Parameter Min Typ Max Units Frequency Range 824 849 MHz Gain (Pout = +28dBm) 30 dB Gain (Pout = +31dBm) 29 dB Analog Output Power 31 dBm Power-Added Efficiency CDMA (Pout = +28dBm) Analog (Pout = +31.5dBm) ACPR1 -52 -46 dBc ACPR2 -58 -55 dBc Rx-Band Noise Power (All Power Levels) -135 dBm/Hz Noise Figure 3 dB Input VSWR (50 Ω ) 1.5:1 2.5:1 — Output VSWR (50 Ω ) 2.5:1 — Stability (All spurious) 4,7 -60 dBc Harmonics (Po < 28dBm) 2fo, 3fo, 4fo -30 dBc Quiescent Current 80 120 mA Power Shutdown Current 21 0 µ A Vcc 3.0 3.4 4.0 V Vref 2.0 3.0 3.2 V Iref 16 mA

Figure 1. Package Outline and Pin Designations Figure 2. Functional Block Diagram

0.10 METAL PULL BACK ALL AROUND

1 Vcc1

2 RF IN

3 Vref

4 Vcc2

5 RF OUT

6 N/C

7 GND

©2004 Fairchild Semiconductor Corporation RMPA0951AT Rev. D RMPA0951AT

Application Information

Precautions to Avoid Permanent Device Damage: Cleanliness: Observe proper handling procedures to ensure clean devices and PCBs. Devices should remain in their original packaging until component placement to ensure no contamination or damage to RF, DC & ground contact areas. Device Cleaning: Standard board cleaning techniques should not present device problems provided that the boards are properly dried to remove solvents or water residues. Static Sensitivity: Follow ESD precautions to protect against ESD damage: –A properly grounded static-dissipative surface on which to place devices. – Static-dissipative floor or mat. –A properly grounded conductive wrist strap for each person to wear while handling devices. General Handling: Handle the package on the top with a vacuum collet or along the edges with a sharp pair of bent tweezers. Avoiding damaging the RF, DC, & ground contacts on the package bottom. Do not apply excessive pressure to the top of the lid. Device Storage: Devices are supplied in heat-sealed, moisture-barrier bags. In this condition, devices are protected and require no special storage conditions. Once the sealed bag has been opened, devices should be stored in a dry nitrogen environment. Device Usage: Fairchild recommends the following procedures prior to assembly.

  • Dry-bake devices at 125°C for 24 hours minimum. Note: The shipping trays cannot withstand 125°C baking temperature.
  • Assemble the dry-baked devices within 7 days of removal from the oven.
  • During the 7-day period, the devices must be stored in an environment of less than 60% relative humidity and a maximum temperature of 30°C
  • If the 7-day period or the environmental conditions have been exceeded, then the dry-bake procedure must be repeated. Solder Materials & Temperature Profile: Reflow soldering is the preferred method of SMT attachment. Hand soldering is not recommended. Reflow Profile
  • Ramp-up: During this stage the solvents are evaporated from the solder paste. Care should be taken to prevent rapid oxidation (or paste slump) and solder bursts caused by violent solvent out-gassing. A typical heating rate is 1 - 2°C/sec.
  • Pre-heat/soak: The soak temperature stage serves two purposes; the flux is activated and the board and devices achieve a uniform temperature. The recommended soak condition is: 120 -150 seconds at 150°C.
  • Reflow Zone: If the temperature is too high, then devices may be damaged by mechanical stress due to thermal mismatch or there may be problems due to excessive solder oxidation. Excessive time at temperature can enhance the formation of inter-metallic compounds at the lead/board interface and may lead to early mechanical failure of the joint. Reflow must occur prior to the flux being completely driven off. The duration of peak reflow temperature should not exceed 10 seconds. Maximum soldering temperatures should be in the range 215 -220°C, with a maximum limit of 225°C.
  • Cooling Zone: Steep thermal gradients may give rise to excessive thermal shock. However, rapid cooling promotes a finer grain structure and a more crack- resistant solder joint. Figure 4 indicates the recommended soldering profile. Solder Joint Characteristics: Proper operation of this device depends on a reliable void- free attachment of the heatsink to the PWB. The solder joint should be 95% void-free and be a consistent thickness. Rework Considerations: Rework of a device attached to a board is limited to reflow of the solder with a heat gun. The device should not be subjected to more than 225°C and reflow solder in the molten state for more than 5 seconds. No more than 2 rework operations should be performed.

Figure 5. Recommended Solder Reflow Profile

10 SEC

45 SEC (MAX)

©2004 Fairchild Semiconductor Corporation RMPA0951AT Rev. D RMPA0951AT Typical Characteristics Measured performance for typical production amplifiers is represented in the figures below. Key characteristics such as gain, efficiency, output power and linearity are shown for both AMPS and CDMA operation. 25.00 26.00 27.00 28.00 29.00 30.00 31.00 32.00 +25°C, -30°C +85°C 33.00 34.00 35.00 Output Power (dBm) Frequency (MHz) RMPA0951AT CDMA Gain vs Pout, Frequency and Temperature RMPA0951AT PAE vs. Output Power (Vcc = 3.4V, f = 836.5MHz, Tc = 25°C) Note: 31.5dBm is single-tone CW RMPA0951AT Icc vs. Vref and Pout (Vcc = 3.4V, f = 836.5MHz, Tc = 25°C) Note: 31.5dBm is single-tone CW RMPA0951AT Adjacent Channel Power Ratio vs Output Power (Vcc = 3.4V, Vref = 3.0V, Ta = +25°C) RMPA0951AT Vcc = 3.4V, Vref = 3.0V, Pout = 28dBm, CDMA Modulation Total Current vs Freq and Temp RMPA0951AT AMPS Mode Gain vs Temperature/Frequency (Pout = 31.5dBm CW) RMPA0951AT Vcc = 3.4V, Vref = 3.0V, Pout = 31.5dBm CW Total Current vs Freq and Temp RMPA0951AT Vcc = 3.4V, Vref = 3.0V, Pout = 28dBm CDMA Modulation ACPR1 @ 885kHz, ACPR2 @ 1.98MHz vs Frequency and Temperature Gain (dB)

824 MHz (+25C)

836.5 MHz (+25C)

849 MHz (+25C)

824 MHz (+85C)

836.5 MHz (+85C)

849 MHz (+85C)

824 MHz (-30C)

836.5 MHz (-30C)

849 MHz (-30C)

400.0 420.0 440.0 460.0 480.0 500.0 520.0 540.0 560.0 580.0 600.0 Icc + Iref (mA) -30C +25C +85C 0.0 5.0 10.0 15.0 20.0 25.0 30.0 35.0 40.0 45.0 50.0 Output Power (dBm) PAE (%) 2.0Vref 2.1Vref 2.2Vref 2.3Vref 2.4Vref 2.5Vref 2.6Vref 2.7Vref 2.8Vref 2.9Vref 3.0Vref 25.0 26.0 27.0 28.0 29.0 30.0 31.0 32.0 33.0 34.0 35.0 Frequency (MHz) Frequency (MHz) Frequency (MHz) Gain (dB) Icc + Iref (mA) 100 200 300 400 500 600 700 800 900 Vref (V) Icc (mA) P-out=+4dBm P-out=+16dBm P-out=+24dBm P-out=+28dBm P-out=+31.5dBm -30C +25C +85C 700.0 720.0 740.0 760.0 780.0 800.0 820.0 840.0 860.0 880.0 900.0 -30C +25C +85C -80.00 -75.00 -70.00 -65.00 -60.00 -55.00 -50.00 -45.00 -40.00 Pout (dBm) ACPR1/ACPR2 (dBc) - Offset: ±885 kHz and ±1.98 MHz

824 MHz ACPR1

824 MHz ACPR2

836.5 MHz ACPR1

836.5 MHz ACPR2

849 MHz ACPR1

849 MHz ACPR2

-65.00 -63.00 -61.00 -59.00 -57.00 -55.00 -53.00 -51.00 -49.00 -47.00 -45.00ACPR1,2 (dBc) ACPR1 -30C ACPR1 +25C ACPR1 +85C ACPR2 -30C ACPR2 +25C ACPR2 +85C ACPR1 ACPR2

©2004 Fairchild Semiconductor Corporation RMPA0951AT Rev. D RMPA0951AT DC Power Management for Reduced-Power Operating Modes Many Cellular/PCS handsets can benefit from gain control and DC power management to optimize transmitter performance while operating at backed-off output power levels. Oftentimes, cellular systems will operate at 10-20dB back-off from maximum-rated linear power and peak power-added efficiency. The ability to reduce current consumption under these conditions, without sacrificing linearity, is critical to extending battery life in nextgeneration mobile phones. The RMPA0951AT PA offers the ability to lower quiescent current by more than 60 percent and small-signal gain by 10- 12dB using a single control voltage (Vref). Even with the amplifier biased for lowest current consumption, high linearity is maintained over the full operating temperature range and at output power levels up to +16dBm. Bias and gain control through Vref provides complete flexibility for the handset designer, allowing the user to define the operation by either an analog (continuously-variable) or digital (discrete-step) voltage input. As an example, reducing the Vref voltage from 3.0V (nominal) to 2.2V can lower PA current consumption by more than 20 percent at an output power of +12dBm. The following charts demonstrate analog and digital control techniques for minimizing DC power consumption at reduced RF output power levels. The first four graphs characterize analog control over a reference voltage (Vref) range of 1.8V to 3.0V. Using analog bias control, quiescent current is reduced to less than 30 mA and small-signal gain is reduced by 12dB at Vref = 1.8V. Operating current at +12dBm is also reduced by 20 percent (25 mA) at Vref = 2.2V and by more than 50 percent (50 mA) at the lowest reference voltage (Vref =1.8V) compared with fixedbias operation at Vref = 3.0V. In all cases, DC current savings is achieved while fully complying with IS-95 linearity requirements. The last four graphs feature digital control performance using three discrete voltage levels (3.0V, 2.2V, 1.8V) to optimize linear PA performance over three output power ranges (< +4dBm, +4dBm to +16dBm, >+16dBm). Alternate output power ranges can be selected depending on the power-probability use in the cellular system. Cellular PAM-Digital Control Mode Parameter Min Typ Max Units Conditions Low-Power Range Current Gain Linearity -50 +8 dBm mA dB dBc Vref = 1.8V typ Mid-Power Range Current Gain Linearity +8 +12 120 28.5 -50 +16 dBm mA dB dBc Vref = 2.2V typ High-Power Range Current Gain Linearity +16 540 32.5 -38 +28 dBm mA dB dBc Vref = 3.0V typ Pout = +28dBm

©2004 Fairchild Semiconductor Corporation RMPA0951AT Rev. D RMPA0951AT 0.0 10.0 20.0 30.0 40.0 50.0 60.0 70.0 80.0 90.0 Vref (V) Vref (V) Output Power (dBm) Vref (V) Total Quiescent Current (mA) Nominal Iccq 5.0 5.5 6.0 6.5 7.0 7.5 8.0 8.5 9.0 PAE (%) Nominal PAE 20.0 22.0 24.0 26.0 28.0 30.0 32.0 Small-Signal Gain (dB) Nominal Gain 30.0 40.0 50.0 60.0 70.0 80.0 90.0 100.0 110.0 120.0 130.0 140.0 150.0 160.0 170.0 Total Current (mA)

3.0 Vref

2.9 Vref

2.8 Vref

2.7 Vref

2.6 Vref

2.5 Vref

2.4 Vref

2.3 Vref

2.2 Vref

2.1 Vref

2.0 Vref

0.0 100.0 200.0 300.0 400.0 500.0 600.0 Pout (dBm) Pout (dBm) Pout (dBm) Icc + Iref (mA) Icc + Iref (mA) Low- Power Low- Power Mid-PowerMid-Power Low- Power Mid-Power High-PowerLow- Power Mid-Power High-Power High-Power Vref=1.8V Vref=1.8V Vref=1.8V Vref=1.8VVref=2.2V Vref=2.2V Vref=2.2V Vref=2.2VVref=3.0V Vref=3.0V Vref=3.0V -30C Vref 1.8V +25C Vref 1.8V +85C Vref 1.8V -30C Vref 2.2V +25C Vref 2.2V +85C Vref 2.2V -30C Vref 3.0V +25C Vref 3.0V +85C Vref 3.0V Vref=3.0V 200.0 160.0 120.0 80.0 40.0 0.0 Pout (dBm) -30C Vref 1.8V +25C Vref 1.8V +85C Vref 1.8V -30C Vref 2.2V +25C Vref 2.2V +85C Vref 2.2V -30C Vref 3.0V +25C Vref 3.0V +85C Vref 3.0V 10.0 15.0 20.0 25.0 30.0 35.0Gain (dB) -70.00 -65.00 -60.00 -55.00 -50.00 -45.00 -40.00ACPR1 (dBc) -30C Vref 1.8V +25C Vref 1.8V +85C Vref 1.8V -30C Vref 2.2V +25C Vref 2.2V +85C Vref 2.2V -30C Vref 3.0V +25C Vref 3.0V +85C Vref 3.0V -30C Vref 1.8V +25C Vref 1.8V +85C Vref 1.8V -30C Vref 2.2V +25C Vref 2.2V +85C Vref 2.2V -30C Vref 3.0V +25C Vref 3.0V +85C Vref 3.0V RMPA0951AT Total Quiescent Current (Icc + Iref) vs. Reference Voltage (Vcc=3.4V, Tc=+25°C) RMPA0951AT PAE vs. Vref at Pout=+16dBm (Vcc=3.4V, f=836.5MHz, Tc=25°C) RMPA0951AT Small-Signal Gain vs. Reference Voltage (Vcc=3.4V, f=836.5MHz, Pout=0 dBm, Tc=25°C) RMPA0951AT Total Current (Icc + Iref) vs. Output Power and Vref (Vcc=3.4V, f=836.5 MHz, Tc=25°C) RMPA0951AT Total Current (Icc + Iref) vs Reference Voltage and Temperature (Vcc=3.4V, f=836.5MHz, Pout=0 dBm) RMPA0951AT Freq=836.5 MHz, Vcc=3.4V Total Current (Icc + Iref) vs Pout and Temp (Digital Control) RMPA0951AT Freq=836.5 MHz, Vcc=3.4V Gain vs Pout and Temp (Digital Control) RMPA0951AT Freq=836.5 MHz, Vcc=3.4V ACPR1 vs Pout and Temp (Digital Control)

©2004 Fairchild Semiconductor Corporation RMPA0951AT Rev. D RMPA0951AT Pout (dBm) Low- Power Mid-Power High-Power Vref=1.8V Vref=2.2V Vref=3.0V RMPA0951AT Freq=836.5 MHz, Vcc=3.4V Gain vs Pout and Temp (Digital Control) -80.00 -75.00 -70.00 -65.00 -60.00 -55.00 -50.00 ACPR2 (dBc) -30C Vref 1.8V +25C Vref 1.8V +85C Vref 1.8V -30C Vref 2.2V +25C Vref 2.2V +85C Vref 2.2V -30C Vref 3.0V +25C Vref 3.0V +85C Vref 3.0V

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY , FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Product Status Definition Advance Information Preliminary No Identification Needed Obsolete This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. Formative or In Design First Production Full Production Not In Production ISOPLANAR™ LittleFET™ MICROCOUPLER™ MicroFET™ MicroPak™ MICROWIRE™ MSX™ MSXPro™ OCX™ OCXPro™ OPTOLOGIC OPTOPLANAR™ PACMAN™ POP™ FAST FASTr™ FPS™ FRFET™ GlobalOptoisolator™ GTO™ HiSeC™ I 2C™ i-Lo™ ImpliedDisconnect™ Rev. I13 ACEx™ ActiveArray™ Bottomless™ CoolFET™ CROSSVOLT ™ DOME™ EcoSPARK™ E 2CMOS™ EnSigna™ FACT™ FACT Quiet Series™ Power247™ PowerEdge™ PowerSaver™ PowerTrench QFET  QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ RapidConnect™ µSerDes™ SILENT SWITCHER SMART START™ SPM™ Stealth™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TinyLogic TINYOPTO™ TruTranslation™ UHC™ UltraFET VCX™Across the board. Around the world.™ The Power Franchise Programmable Active Droop™