RFM65CW-315S2

RFM65CW HOPE | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 71

Technical content

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com GENERAL DESCRIPTION The RFM65CW is a low cost receiver module capable of operation in 315,433,868 and 915 MHz license-free ISM (Industry Scientific and Medical) frequency bands. All major RF communication parameters are programmable and most of them can be dynamically set. The RFM65CW offers the unique advantage of programmable narrow-band and wide-band communication modes. The RFM65CW is optimized for low power consumption while offering high sensitivity and channelized operation. Compliance ETSI and FCC regulations. In order to better use RFM65CW modules, this specification also involves a large number of the parameters and functions of its core chip RF65's, including those IC pins which are not leaded out. All of these can help customers gain a better understanding of the performance of RFM65CW modules, and enhance the application skills. KEY PRODUCT FEATURES z High Sensitivity: down to -120 dBm at 1.2 kbps z High Selectivity: 16-tap FIR Channel Filter z Bullet-proof front end: IIP3 = -18 dBm, IIP2 = +35 dBm, 80 dB Blocking Immunity, no Image Frequency response z Low current: Rx = 16 mA, 100nA register retention z Constant RF performance over voltage range of module z FSK Bit rates up to 300 kb/s z Fully integrated synthesizer with a resolution of 61 Hz z FSK, GFSK, MSK, GMSK and OOK demodulation z Built-in Bit Synchronizer performing Clock Recovery z Incoming Sync Word Recognition z 115 dB+ Dynamic Range RSSI z Automatic RF Sense with ultra-fast AFC z Packet engine with CRC, AES-128 encryption and 66- byte FIFO z Built-in temperature sensor and Low Battery indicator z Module size:16X16mm

APPLICATIONS

z Wireless Sensor Networks z Home and Building Automation z Wireless Alarm an d Security Systems z Industrial Monitoring and Control RFM65CW RFM65CW ISM RECEIVER MODULE V1.1

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET Table of Contents Page

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 6.4.

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET Acronyms BOM Bill Of Materials LSB Least Significant Bit BR Bit Rate MSB Most Significant Bit BW Bandwidth NRZ Non Return to Zero CCITT Comité Consultatif International Téléphonique et Télégraphique - ITU OOK On Off Keying CRC Cyclic Redundancy Check PA Power Amplifier DAC Digital to Analog Converter PCB Printed Circuit Board ETSI European Telecommunications Standards Institute PLL Phase-Locked Loop FCC Federal Communications Commission POR Power On Reset Fdev Frequency Deviation RBW Resolution BandWidth FIFO First In First Out RF Radio Frequency FIR Finite Impulse Response RSSI Received Signal Strength Indicator FS Frequency Synthesizer Rx Receiver FSK Frequency Shift Keying SAW Surface Acoustic Wave GUI Graphical User Interface SPI Serial Peripheral Interface IC Integrated Circuit SR Shift Register ID IDentificator Stby Standby IF Intermediate Frequency Tx Transmitter IRQ Interrupt ReQuest uC Microcontroller ITU International Telecommunication Union VCO Voltage Controlled Oscillator LFSR Linear Feedback Shift Register XO Crystal Oscillator LNA Low Noise Amplifier XOR eXclusive OR LO Local Oscillator

This product datasheet contains a detailed description of the RFM65CW performance and functionality. and constant RF performance is required over the full operating range of the device down to 1.8V. greatly enhance system flexibility whilst at the same time significantly reducing MCU requirements.

32 MHz

Figure 1. Block Diagram

Figure 2. Pin Diagram

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 1.3. Pin Description Table 1 RFM65CW Pinouts Number Name Type

Description

S1 ANT RF signal output/input.

2 VDD -

3 GND -

4 DIO4 I/O

Digital I/O, software configured

5 MOSI I

6 SCK I

7 NSS I

8 MISO O

9 DIO0 I/O

Digital I/O, software configured

10 DIO2 I/O

Digital I/O, software configured

11 DIO1 I/O

Digital I/O, software configured

12 DIO3 I/O

Digital I/O, software configured

13 RESET I/O

14 GND -

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 2. Electrical Characteristics 2.2. Absolute Maximum Ratings Stresses above the values listed below may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability. Table 2 Absolute Maximum Ratings Symbol Description Min Max Unit VDDmr Supply Voltage -0.5 3.9 V Tmr Temperature -55 +115 ° C Tj Junction temperature - +125 ° C Pmr RF Input Level - +6 dBm 2.3. Operating Range Table 3 Operating Range Symbol VDDop Supply voltage 1.8 3.6 V Top Operational temperature range -40 +85 °C Clop Load capacitance on digital ports - 25 pF ML RF Input Level - 0 dBm

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 2.4. Chip Specification The tables below give the electrical specifications of th e receiver under the following conditions: Supply voltage VBAT1= VBAT2=VDD=3.3 V, temperature = 25 °C, 2-level FSK modulation without pre-filtering, Bit Rate = 4.8 kb/s and terminated in a matched 50 Ohm impedance, unless otherwise specified. Note Unless otherwise specified, the performances in the other frequency bands are similar or better. 2.4.1. Power Consumption Table 4 Power Consumption Specification Symbol Description Conditions Min Typ Max Unit IDDSL Supply current in sleep mode - 0.1 1 uA IDDIDLE Supply current in Idle mode RC oscillator enabled - 1.2 - uA IDDST Supply current in standby mode Crystal oscillator enabled - 1.25 1.5 mA IDDFS Supply current in synthesizer mode - 9 - mA IDDR Supply current in receive mode - 16 - mA 2.4.2. Frequency Synthesis Table 5 Frequency Synthesizer Specification Symbol Description Conditions Min Typ Max Unit FR Synthesizer Frequency Range 315MHz Module 433MHz Module 868MHz Module 915MHz Module 290 424 862 890 340 510 890 1020 MHz MHz MHz MHz FXOSC Crystal oscillator frequency For All Module - 32 - MHz TS_OSC Crystal oscillator wake-up time - 250 500 us TS_FS Frequency synthesizer wake-up time to PllLock signal From Standby mode - 80 150 us TS_HOP Frequency synthesizer hop time at most 10 kHz away from the target 200 kHz step

1 MHz step

5 MHz step

7 MHz step

12 MHz step

20 MHz step

25 MHz step

FSTEP Frequency synthesizer step FSTEP = FXOSC/219 - 61.0 - Hz FRC RC Oscillator frequency After calibration - 62.5 - kHz BRF Bit rate, FSK Programmable 1.2 - 300 kbps BRO Bit rate, OOK Programmable 1.2 - 32.768 kbps

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 2.4.3. Receiver All receiver tests are performed with RxBw = 10 kHz (Single Side Bandwidth) as programmed in RegRxBw, receiving a PN15 sequence with a BER of 0.1% (Bit Synchronizer is enabl ed), unless otherwise specified. The LNA impedance is set to 200 Ohms, by setting bit LnaZin in RegLna to 1. Blocking tests are performed with an unmodulated interferer. The wanted signal power for the Blocking Immunity, ACR, IIP2, II P3 and AMR tests is set 3 dB above the nominal sensitivity level. Table 6 Receiver Specification Symbol FDA = 5 kHz, BR = 1.2 kb/s FDA = 5 kHz, BR = 4.8 kb/s FDA = 40 kHz, BR = 38.4 kb/s -118 -114 -105 dBm dBm dBm RFS_F FSK sensitivity, highest LNA gain FDA = 5 kHz, BR = 1.2 kb/s* - -120 - dBm RFS_O OOK sensitivity, highest LNA gain BR = 4.8 kb/s - -112 -109 dBm CCR Co-Channel Rejection -13 -10 - dB ACR Adjacent Channel Rejection Offset = +/- 25 kHz Offset = +/- 50 kHz dB dB Blocking Immunity Offset = +/- 1 MHz Offset = +/- 2 MHz Offset = +/- 10 MHz -45 -40 -32 dBm dBm dBm BI Blocking Immunity Wanted signal at sensitivity +16dB Offset = +/- 1 MHz Offset = +/- 2 MHz Offset = +/- 10 MHz -36 -33 -25 dBm dBm dBm AMR AM Rejection , AM modulated interferer with 100% modulation depth, fm = 1 kHz, square Offset = +/- 1 MHz Offset = +/- 2 MHz Offset = +/- 10 MHz -45 -40 -32 dBm dBm dBm IIP2 2nd order Input Intercept Point Unwanted tones are 20 MHz above the LO Lowest LNA gain Highest LNA gain +75 +35 dBm dBm IIP3 3rd order Input Intercept point Unwanted tones are 1MHz and

1.995 MHz above the LO

-23 +20 -18 dBm dBm BW_SSB Single Side channel filter BW Programmable 2.6 - 500 kHz IMR_OOK Image rejection in OOK mode Wanted signal level = -106 dBm 27 30 - dB TS_RE Receiver wake-up time, from PLL locked state to RxReady RxBw = 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s 1.7 ms us TS_RE_AGC Receiver wake-up time, from PLL locked state, AGC enabled RxBw= 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s - 3.0 163 ms us TS_RE_AGC &AFC Receiver wake-up time, from PLL lock state, AGC and AFC enabled RxBw= 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s 4.8 265 ms us

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET TS_FEI FEI sampling time Receiver is ready - 4.Tbit - - TS_AFC AFC Response Time Receiver is ready - 4.Tbit - - TS_RSSI RSSI Response Time Receiver is ready - 2.Tbit - - DR_RSSI RSSI Dynamic Range AGC enabled Min Max -115 dBm dBm * Set SensitivityBoost in RegTestLna to 0x2D to reduce the noise floor in the receiver 2.4.4. Digital Specification Conditions: Temp = 25°C, VDD = 3.3V, FXOSC = 32 MHz, unless otherwise specified. Table 7 Digital Specification Symbol Description Conditions Min Typ Max Unit VIH Digital input level high 0.8 - - VDD VIL Digital input level low - - 0.2 VDD VOH Digital output level high Imax = 1 mA 0.9 - - VDD VOL Digital output level low Imax = -1 mA - - 0.1 VDD FSCK SCK frequency - - 10 MHz tch SCK high time 50 - - ns tcl SCK low time 50 - - ns trise SCK rise time - 5 - ns tfall SCK fall time - 5 - ns tsetup MOSI setup time from MOSI change to SCK rising edge 30 - - ns thold MOSI hold time from SCK rising edge to MOSI change 60 - - ns tnsetup NSS setup time from NSS falling edge to SCK rising edge 30 - - ns tnhold NSS hold time from SCK falling edge to NSS rising edge, normal mode 30 - - ns tnhigh NSS high time between SPI accesses 20 - - ns T_DATA DATA hold and setup time 250 - - ns

full temperature and voltage range of operation. of the built-in voltage regulators. pins, through the programmation of RegDioMapping. synthesizer and as a clock for the digital processing. in sequencer, the RFM65CW optimizes the startup time and auto matically triggers the PLL when the XO signal is stable. will only be made available on the output buffer when a stable XO oscillation is achieved. Figure 4. TBD

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com F = XO SC ADVANCED COMMUNICATIONS & SENSING DATASHEET 3.3.2. CLKOUT Output The reference frequency, or a fraction of it, can be provided on DIO5 pin by modifying bits ClkOut in RegDioMapping2. Two typical applications of the CLKOUT output include: z To provide a clock output for a companion processor, thus saving the cost of an additional oscillator. CLKOUT can be made available in any operation mode except Sleep mode and is automatically enabled at power on reset. z To provide an oscillator reference output. Measurement of the CLKOUT signal enables simple software trimming of the initial crystal tolerance. Note to minimize the current consumption of the RFM65CW, please ensure that the CLKOUT signal is disabled when not required. 3.3.3. PLL Architecture The frequency synthesizer generating the LO frequency for the receiver is a fractional-N sigma-delta PLL. The PLL incorporates a third order loop capable of fast auto-calibration, and it has a fast switching-time. The VCO and the loop filter are both fully integrated, removing the need for an external tight-tolerance, high-Q inductor in the VCO tank circuit. 3.3.3.1. VCO The VCO runs at 2, 4 or 6 times the RF frequency (respectively in the 915, 434 and 315 MHz bands) to reduce any LO leakage in receiver mode, to improve the quadrature precision of the receiver. The VCO calibration is fully automated. A coarse adjustment is carried out at power on reset, and a fine tuning is performed each time the RFM65CW PLL is activated. Automatic calibration times are fully transparent to the end-user, as their processing time is included in the TS_RE specifications. 3.3.3.2. PLL Bandwidth The bandwidth of the RFM65CW Fractional-N PLL is wide eno ugh to allow for very fast PLL lock times, enabling both short startup and fast hop times required for frequency agile applications. 3.3.3.3. Carrier Frequency and Resolution The RFM65CW PLL embeds a 19-bit sigma-delta modulator and its frequency resolution, constant over the whole frequency range, and is given by: F 219 The carrier frequency is programmed through RegFrf, split across addresses 0x07 to 0x09: FRF = FSTEP ൈ Frf (23,0) Note The Frf setting is split across 3 bytes. A change in t he center frequency will only be taken into account when the least significant byte FrfLsb in RegFrfLsb is written.

PLL lock time TS_FS is a function of a number of technical factors, such as synthesized frequency, frequency step, etc. specification, or monitor the signal PLL lock detect indicator, which is set when the PLL has is within its locking range. locking range. Please refer to Table 17 and Table 18 to map this interrupt to the desired pins. packet handling is performed digitally, which allows a very wide range of bit rates and frequency deviations to be selected. The receiver is also capable of automatic gain calibration in order to improve precision on RSSI measurements. Figure 5. Receiver Block Diagram The following sections give a brief description of each of the receiver blocks.

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 3.4.2. LNA - Single to Differential Buffer The LNA uses a common-gate topology, which allows for a flat characteristic over the whole frequency range. It is designed to have an input impedance of 50 Ohms or 200 Ohms (as selected with bit LnaZin in RegLna), and the parasitic capacitance at the LNA input port is cancelled with the external RF choke. A single to differential buffer is implemented to improve the second order linearity of the receiver. The LNA gain, including the single-to-differential buffer, is programmable over a 48 dB dynamic range, and control is either manual or automatic with the embedded AGC function. Note In the specific case where the LNA gain is manually se t by the user, the receiver will not be able to properly handle FSK signals with a modulation index smaller than 2 at an input power greater than the 1dB compression point, tabulated in section 3.4.3. Table 8 LNA Gain Settings LnaGainSelect LNA Gain Gain Setting

000 Any of the below, set by the AGC loop -

001 Max gain G1

010 Max gain - 6 dB G2

011 Max gain - 12 dB G3

100 Max gain - 24 dB G4

101 Max gain - 36 dB G5

110 Max gain - 48 dB G6

111 Reserved -

3.4.3. Automatic Gain Control By default (LnaGainSelect = 000), the LNA gain is controlled by a digital AGC loop in order to obtain the optimal sensitivity/ linearity trade-off. Regardless of the data transfer mode (Packet or Continuous), the following series of events takes place when the receiver is enabled: z The receiver stays in WAIT mode, until RssiValue exceeds RssiThreshold for two consecutive samples. Its power consumption is the receiver power consumption. z When this condition is satisfied, the receiver automatically selects the most suitable LNA gain, optimizing the sensitivity/ linearity trade-off. z The programmed LNA gain, read-accessible with LnaCurrentGain in RegLna, is carried on for the whole duration of the packet, until one of the following conditions is fulfilled: z Packet mode: if AutoRxRestartOn = 0, the LNA gain will remain the same for the reception of the following packet. If AutoRxRestartOn = 1, after the controller has emptied the FIFO the receiver will re-enter the WAIT mode described above, after a delay of InterPacketRxDelay, allowing for the distant transmitter to ramp down, hence avoiding a false RSSI detection. In both cases (AutoRxRestartOn=0 or AutoRxRestartOn=1), the receiver can also re-enter the WAIT mode by setting RestartRx bit to 1. The user can decide to do so, to manually launch a new AGC procedure. z Continuous mode: upon reception of valid data, the user can decide to either leave the receiver enabled with the same LNA gain, or to restart the procedure, by setting RestartRx bit to 1, resuming the WAIT mode of the receiver, described above. Notes - the AGC procedure must be performed while receiving preamble in FSK mode - in OOK mode, the AGC will give better results if performed while receiving a constant “1” sequence

Figure 6. AGC Thresholds Settings receiver will remain in WAIT mode until RssiThreshold is exceeded.

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 3.4.4. Continuous-Time DAGC In addition to the automatic gain control described in section 3.4.3, the RFM65CW is capable of continuously adjusting its gain in the digital domain, after the analog to digital conversion has occured. This feature, named DAGC, is fully transparent to the end user. The digital gain adjustment is repeated every 2 bits, and has the following benefits: z Fully transparent to the end user z Improves the fading margin of the receiver during the reception of a packet, even if the gain of the LNA is frozen z Improves the receiver robustness in fast fading signal conditions, by quickly adjusting the receiver gain (every 2 bits) z Works in Continuous, Packet, and unlimited length Packet modes The DAGC is enabled by setting RegTestDagc to 0x10 for low modulation index systems (i.e. when AfcLowBetaOn=1, DAGC. 3.4.5. Quadrature Mixer - ADCs - Decimators The mixer is inserted between output of the RF buffer stage and the input of the analog to digital converter (ADC) of the receiver section. This block is designed to translate the spectrum of the input RF signal to base-band, and offer both high IIP2 and IIP3 responses. In the lower bands of operation (290 to 510 MHz), the multi-phase mixing architecture with weighted phases improves the rejection of the LO harmonics in receiver mode, hence increasing the receiver immunity to out-of-band interferers. The I and Q digitalization is made by two 5 th order continuous-time Sigma-Delta Analog to Digital Converters (ADC). Their gain is not constant over temperature, but the whole receiver is calibrated before reception, so that this inaccuracy has no impact on the RSSI precision. The ADC output is one bit per channel. It needs to be decimated and filtered afterwards. This ADC can also be used for temperature measurement, please refer to section 3.4.18 for more details. The decimators decrease the sample rate of the incoming signal in order to optimize the area and power consumption of the following receiver blocks. 3.4.6. Channel Filter The role of the channel filter is to filter out the noise and interferers outside of the channel. Channel filtering on the RFM65CW is implemented with a 16-tap Finite Impulse Res ponse (FIR) filter, providing an outstanding Adjacent Channel Rejection performance, even for narrowband applications. Note to respect oversampling rules in the decimation chain of the receiver, the Bit Rate cannot be set at a higher value than 2 times the single-side receiver bandwidth (BitRate < 2 x RxBw) The single-side channel filter bandwidth RxBw is controlled by the parameters RxBwMant and RxBwExp in RegRxBw:

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET The following channel filter bandwidths are accessible (oscillator is mandated at 32 MHz): Table 10 Available RxBw Settings RxBw (kHz) RxBwMant (binary/value) RxBwExp (decimal) FSK ModulationType=00 OOK ModulationType=01 10b / 24 7 2.6 1.3 01b / 20 7 3.1 1.6 00b / 16 7 3.9 2.0 10b / 24 6 5.2 2.6 01b / 20 6 6.3 3.1 00b / 16 6 7.8 3.9 10b / 24 5 10.4 5.2 01b / 20 5 12.5 6.3 00b / 16 5 15.6 7.8 10b / 24 4 20.8 10.4 01b / 20 4 25.0 12.5 00b / 16 4 31.3 15.6 10b / 24 3 41.7 20.8 01b / 20 3 50.0 25.0 00b / 16 3 62.5 31.3 10b / 24 2 83.3 41.7 01b / 20 2 100.0 50.0 00b / 16 2 125.0 62.5 10b / 24 1 166.7 83.3 01b / 20 1 200.0 100.0 00b / 16 1 250.0 125.0 10b / 24 0 333.3 166.7 01b / 20 0 400.0 200.0 00b / 16 0 500.0 250.0 3.4.7. DC Cancellation DC cancellation is required in zero-IF architecture receivers to remove any DC offset generated through self-reception. It is built-in the RFM65CW and its adjustable cutoff frequency fc is controlled in RegRxBw:

the DCC setting while monitoring the receiver sensitivity. receiver. A complex filter is implemented on the chip to attenuate the resulting image frequency by typically 30 dB. Note this filter is automatically bypassed when receiving FSK signals (ModulationType = 00 in RegDataModul). constant “1” reception in OOK. Note - The receiver is capable of automatic gain calibration, in order to improve the precision of its RSSI measurements. calibration is automatically performed during the PLL start-up, making it a transparent process to the end-user. z Phase output: used by the FSK demodulator and the AFC blocks. z Amplitude output: used by the RSSI block, for FSK demodulation, AGC and automatic gain calibration purposes. Figure 7. Cordic Extraction

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET The Bit Rate (BR) is controlled by bits BitRate in RegBitrate: FXO S C BitRate Amongst others, the following Bit Rates are accessible: Table 11 Bit Rate Examples Type BitRate (15:8) BitRate (7:0) (G)FSK (G)MSK OOK Actual BR (b/s) 0x68 0x2B 1.2 kbps 1.2 kbps 1200.015 0x34 0x15 2.4 kbps 2.4 kbps 2400.060 0x1A 0x0B 4.8 kbps 4.8 kbps 4799.760 0x0D 0x05 9.6 kbps 9.6 kbps 9600.960 0x06 0x83 19.2 kbps 19.2 kbps 19196.16 0x03 0x41 38.4 kbps 38415.36 0x01 0xA1 76.8 kbps 76738.60 Classical modem baud rates (multiples of 1.2 kbps) 0x00 0xD0 153.6 kbps 153846.1 0x02 0x2C 57.6 kbps 57553.95 Classical modem baud rates (multiples of 0.9 kbps) 0x01 0x16 115.2 kbps 115107.9 0x0A 0x00 12.5 kbps 12.5 kbps 12500.00 0x05 0x00 25 kbps 25 kbps 25000.00 0x02 0x80 50 kbps 50000.00 0x01 0x40 100 kbps 100000.0 0x00 0xD5 150 kbps 150234.7 0x00 0xA0 200 kbps 200000.0 0x00 0x80 250 kbps 250000.0 Round bit rates (multiples of 12.5, 25 and 50 kbps) 0x00 0x6B 300 kbps 299065.4 Watch Xtal frequency 0x03 0xD1 32.768 kbps 32.768 kbps 32753.32 3.4.12. FSK Demodulator The FSK demodulator of the RFM65CW is designed to de modulate FSK, GFSK, MSK and GMSK modulated signals. It is most efficient when the modulation index of the signal is greater than 0.5 and below 10: 0.5 ൑ β The output of the FSK demodulator can be fed to the Bit Synchronizer (described in section 3.4.14), to provide the companion processor with a synchronous data stream in Continuous mode.

are available, configured through bits OokThreshType in RegOokPeak. Figure 8. OOK Peak Demodulator Description OokPeakThreshStep every OokPeakThreshDec period. the peak threshold level will continue falling until it reaches the "Floor Threshold", programmed in OokFixedThresh. (i.e. those close to the noise floor). Significant sensitivity improvements can be generated if configured correctly.

z The noise figure of the receiver. z The gain of the receive chain from antenna to base band. z The matching - including SAW filter if any. z The bandwidth of the channel filters. is recommended to optimize OokFixedThresh. Figure 9. Floor Threshold Optimization The new floor threshold value found during this test should be used for OOK reception with those receiver settings.

receiver performance its use when running Continuous mode is strongly advised. Figure 10. Bit Synchronizer Description z The bit rate matching between the transmitter and the receiver must be better than 6.5 %. an infinite unbalanced sequence (all “0s” or all ”1s”) with no restriction. achievable (crystal tolerance is in the range of 50 to 100 ppm).

Figure 11. FEI Process

on drifting in the “same direction”. Ageing compensation is a good example. be programmed in RegAfcBw, at the expense of the receiver noise floor, which will impact upon sensitivity. Figure 12. Optimized Afc (AfcLowBetaOn=1)

disabled, and temperature measurement can only be triggered in Standby or Frequency Synthesizer modes. should be calibrated at ambient temperature for precise temperature readings. Figure 13. Temperature Sensor Response sequence and therefore save energy. z Timeout interrupt is generated TimeoutRssiThresh x 8 x Tbit after RssiThreshold flag has been raised.

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 4. Operating Modes 4.1. Basic Modes The circuit can be set in 4 different basic modes which are described in Table 12. By default, when switching from a mode to another one, the sub-blocks are woken up according to a pre-defined and optimized sequence. Alternatively, these operating modes can be selected directly by disabling the automatic sequencer (SequencerOff in RegOpMode = 1). Table 12 Basic Receiver Modes ListenOn in RegOpMode Mode in RegOpMode Selected mode Enabled blocks 0 0 0 0 Sleep Mode None 0 0 0 1 Stand-by Mode Top regulator and crystal oscillator 0 0 1 0 FS Mode Frequency synthesizer 0 1 0 0 Receive Mode Frequency synthesizer and receiver 1 x Listen Mode See Listen Mode, section 4.3 4.2. Automatic Sequencer and Wake-Up Times By default, when switching from one operating mode to another, the circuit takes care of the sequence of events in such a way that the transition timing is optimized. For example, when switching from Sleep mode to Receive mode, the RFM65CW goes first to Standby mode (XO started), then to frequency synthesizer mode, and finally, when the PLL has locked, to Receive mode. z The crystal oscillator wake-up time, TS_OSC, is directly related to the time for the crystal oscillator to reach its steady state. It depends notably on the crystal characteristics. z The frequency synthesizer wake-up time, TS_FS, is directly related to the time needed by the PLL to reach its steady state. The signal PLL_LOCK, provided on an external pin, gives an indication of the lock status. It goes high when the PLL reaches its locking range. Three specific cases can be highlighted: Receiver Wake Up time from Sleep mode = TS_OSC + TS_FS + TS_RE Receiver Wake Up time from Sleep mode, AGC enabled = TS_OSC + TS_FS + TS_RE_AGC Receiver Wake Up time from Sleep mode, AGC and AFC enabled = TS_OSC + TS_FS + TS_RE_AGC&AFC These timings are detailed in section 4.2.1. In applications where the target average power consumptio n, or the target startup time, do not require setting the RFM65CW in the lowest power modes (Sleep or Standby), the respective timings TS_OSC and TS_FS in the former equations can be omitted. 4.2.1. Receiver Startup Time It is highly recommended to use the built-in sequencer of the RFM65CW, to optimize the delays when setting the chip in receive mode. It guarantees the shortest startup times, henc e the lowest possible energy usage, for battery operated systems. The startup times of the receiver can be calculated from the following:

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 4.2.2. Rx Start Procedure As described in the former sections, the RxReady interrupt warns the uC that the receiver is ready. z In Continuous mode with Bit Synchronizer, the receiver will start locking its Bit Synchronizer on a minimum or 12 bits of received preamble (see section 3.4.14 for details), before the reception of correct Data, or Sync Word (if enabled) can occur. z In Continuous mode without Bit Synchronizer, valid data will be available on DIO2/DATA right after the RxReady interrupt. z In Packet mode, the receiver will start locking its Bit Synchronizer on a minimum or 12 bits of received preamble (see section 3.4.14 for details), before the reception of correct Data, or Sync Word (if enabled) can occur. 4.2.3. Optimized Frequency Hopping Sequences In a frequency hopping-like application, it is required to turn off the receiver when hopping from one channel to another, to optimize the hopping sequence: Receiver hop from Ch A to Ch B: (0) RFM65CW is in Rx mode in Ch A (1) Change the carrier frequency in the RegFrf registers (2) Program the RFM65CW in FS mode (3) Turn the receiver back to Rx mode (4) Respect the Rx start procedure, described in section 4.2.4 Note the above sequence assumes that the sequencer is turned on (SequencerOff=0 in RegOpMode).

woken up and listens for an RF signal. If a wanted signal is detected, the receiver is kept on and the data is demodulated. Listen mode block without using uC resources or energy. The simplified timing diagram of this procedure is illustrated in Figure 17. Figure 17. Listen Mode Sequence (no wanted signal is received) programmed in the configuration registers via the serial interface. 262ms), whereas ListenCoefX is an integer between 1 and 255. All parameters are located in RegListen registers. The timing ranges are tabulated in Table 13 below.

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET Notes - the accuracy of the typical timings given in Table 13 will depend in the RC oscillator calibration - RC oscillator calibration is required, and must be performed at power up. See section 4.3.4 for details 4.3.2. Criteria The criteria taken for detecting a wanted signal and hence deciding to maintain the receiver on is defined by ListenCriteria in RegListen1. Table 14 Signal Acceptance Criteria in Listen Mode ListenCriteria Input Signal Power >= RssiThreshold SyncAddressMatch

0 Required Not Required

1 Required Required

4.3.3. End of Cycle Actions The action taken after detection of a packet, is defined by ListenEnd in RegListen3, as described in the table below. Table 15 End of Listen Cycle Actions ListenEnd Description 00 Chip stays in Rx mode. Listen mode stops and must be disabled. 01 Chip stays in Rx mode until PayloadReady or Timeout interrupt occurs. It then goes to the mode defined by Mode. Listen mode stops and must be disabled. 10 Chip stays in Rx mode until PayloadReady or Timeout interrupt occurs. Listen mode then resumes in Idle state. FIFO content is lost at next Rx wakeup.

Figure 18. Listen Mode Sequence (wanted signal is received) calibrated at the device power-up, and it is a user-transparent process. RcCalDone will be set automatically when the calibration is over.

Automatic modes of packet handler can be enabled by configuring the related parameters in RegAutoModes. mode can be configured through the parameters EnterCondition & ExitCondition. The enter and exit conditions cannot be used independently of each other i.e. both should be enabled at the same time. Figure 19. Auto Modes of Packet Handler

the uC access points (SPI and DIO pins). It also controls all the configuration registers. The circuit contains several control blocks which are described in the following paragraphs. Figure 20. RFM65CW Data Processing Conceptual View section. Depending on the data operation mode selected, some control blocks are active whilst others remain disabled. external signal processing is available. schemes if enabled. The uC processing overhead is hence significantly reduced compared to Continuous mode. Each of these data operation modes is described fully in the following sections.

= 0 and CPHA = 0 in Motorola/Freescale nomenclature. Only the slave side is implemented. beginning of the frame and stay low between each byte. It goes high only after the last byte transfer. Figure below shows a typical SPI single access to a register. Figure 21. SPI Timing Diagram (single access) rising edge of SCK. MISO is generated by the slave on the falling edge of SCK. A transfer always starts by the NSS pin going low. MISO is high impedance when NSS is high. MISO in case of read access. The data byte is transmitted MSB first.

actually a special case of FIFO / BURST mode with only 1 data byte transferred. register before the write operation. accessed via the SPI interface and provides several interrupts for transfer management. demodulator and writes them byte by byte to the FIFO. This is illustrated in Figure 22. Figure 22. FIFO and Shift Register (SR) The FIFO size is fixed to 66 bytes. FifoNotEmpty = 0: no more byte to read). z FifoFull: Fifofull interrupt source is high when the last FIFO byte, i.e. the whole FIFO, is full. Otherwise it is low. and the flag should be cleared by writing a 1, note that the FIFO will also be cleared. z FifoLevel: Threshold can be programmed by FifoThreshold in RegFifoThresh. Its behavior is illustrated in figure below.

0 B B+1

Figure 23. FifoLevel IRQ Source Behavior synchronizer must also be activated in continuous mode (automatically done in Packet mode) . word and sets SyncAddressMatch when a match is detected. This is illustrated in Figure 24 below.

Figure 24. Sync Word Recognition SyncAddressMatch is cleared when leaving Rx or FIFO is emptied. z Size: Sync word size can be set from 1 to 8 bytes (i.e. 8 to 64 bits) via SyncSize in RegSyncConfig. z Error tolerance: The number of errors tolerated in the Sync word recognition can be set from 0 to 7 bits to via SyncTol. z Value: The Sync word value is configured in SyncValue(63:0). The packet handler is the block used in Packet mode. Its functionality is fully described in section 5.5.

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 5.3. Digital IO Pins Mapping Six general purpose IO pins are available on the RFM65CW, and their configuration in Continuous or Packet mode is controlled through RegDioMapping1 and RegDioMapping2. 5.3.1. DIO Pins Mapping in Continuous Mode Table 17 DIO Mapping, Continuous Mode Mode Diox Mapping DIO4 DIO3 DIO2 DIO1 DIO0 Sleep 00 - - - - - 01 - - - - -

10 LowBat AutoMode - LowBat LowBat

11 PllLock - - PllLock ModeReady

Rx 00 Timeout Rssi Data Dclk SyncAddress

01 RxReady RxReady Data RxReady Timeout

10 SyncAddress AutoMode Data LowBat Rssi

11 PllLock Timeout Data SyncAddress ModeReady

5.3.2. DIO Pins Mapping in Packet Mode Table 18 DIO Mapping, Packet Mode Mode Diox Mapping DIO4 DIO3 DIO2 DIO1 DIO0 Sleep 00 - FifoFull FifoNotEmpty FifoLevel - 01 - - - FifoFull -

10 LowBat LowBat LowBat FifoNotEmpty LowBat

Stdby 00 - FifoFull FifoNotEmpty FifoLevel - 01 - - - FifoFull - FS 00 - FifoFull FifoNotEmpty FifoLevel - 01 - - - FifoFull -

11 PllLock PllLock AutoMode PllLock PllLock

Rx 00 Timeout FifoFull FifoNotEmpty FifoLevel CrcOk

01 Rssi Rssi Data FifoFull PayloadReady

10 RxReady SyncAddress LowBat FifoNotEmpty SyncAddress

11 PllLock PllLock AutoMode Timeout Rssi

Note Received Data is only shown on the Data signal between RxReady and PayloadReady’s rising edges

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com 5.5. Packet Mode 5.5.1. General Description In Packet mode the NRZ data from the demodulator is not directly accessed by the uC but stored in the FIFO and accessed via the SPI interface. In addition, the RFM65CW packet handler performs several packet oriented tasks such as Preamble and Sync word check, CRC check, dewhitening of data, Manchester decoding, address filtering, AES decryption, etc. This simplifies software and reduces uC overhead by performing these repetitive tasks within the RF chip itself. Another important feature is ability to empty the FIFO in Sleep/Stdby mode, ensuring optimum power consumption and adding more flexibility for the software. 5.5.2. Packet Format 5.5.2.1. Fixed Length Packet Format Fixed length packet format is selected when bit PacketFormat is set to 0 and PayloadLength is set to any value greater than 0. In applications where the packet length is fixed in advance, this mode of operation may be of interest to minimize RF overhead (no length byte field is required). All nodes should be programmed with the same packet length value.

bytes payload if Address byte is enabled). address byte. In this mode, the payload must contain at least one byte, i.e. address or message byte. Figure 28. Fixed Length Packet Format Variable length packet format is selected when bit PacketFormat is set to 1. bytes, i.e. length + address or message byte.

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 5.5.3. Processing (without AES) In Rx mode the packet handler extracts the user payload to the FIFO by performing the following operations: z Receiving the preamble and stripping it off z Detecting the Sync word and stripping it off z Optional DC-free decoding of data z Optionally checking the address byte z Optionally checking CRC and reflecting the result on CrcOk. Only the payload (including optional address and length fields) is made available in the FIFO. When the Rx mode is enabled the demodulator receives the preamble followed by the detection of sync word. If fixed length packet format is enabled then the number of bytes received as the payload is given by the PayloadLength parameter. In variable length mode the first byte received after the sync word is interpreted as the length of the received packet. The internal length counter is initialized to this received length. The PayloadLength register is set to a value which is greater than the maximum expected length of the received packet. If the received length is greater than the maximum length stored in PayloadLength register the packet is discarded otherwise the complete packet is received. If the address check is enabled then the second byte received in case of variable length and first byte in case of fixed length is the address byte. If th e address matches to the one in the NodeAddress field, reception of the data continues otherwise it's stopped. The CRC check is performed if CrcOn = 1 and the result is available in CrcOk indicating that the CRC was successful. An interrupt ( PayloadReady) is also generated on DIO0 as soon as the payload is available in the FIFO. The payload available in the FIFO can also be read in Sleep/Standby mode. If the CRC fails the PayloadReady interrupt is not generated and the FIFO is cleared. This function can be overridden by setting CrcAutoClearOff = 1, forcing the availability of PayloadReady interrupt and the payload in the FIFO even if the CRC fails. 5.5.4. AES AES is the symmetric-key block ci pher that provides the cryp tographic capabilities to the receiver. The system proposed can work with 128-bit long fixed keys. The fixed key is stored in a 16-byte write only user configuration register, which retains its value in Sleep mode. As shown in Figure 28 and Figure 29 above the message part of the Packet can be decrypted with the cipher 128- cipher key stored in the configuration registers. 5.5.4.1. Processing 1. The data received is stored in the FIFO, The address, CRC interrupts are generated as usual because these parameters were not encrypted. 2. Once the complete packet has been received. The data is read from the FIFO, decrypted and written back to FIFO. The PayloadReady interrupt is issued once the decrypted data is ready in the FIFO for reading via the SPI interface. The AES decryption cannot be used on the fly i.e. while rece iving data. Thus when AES decryption is enabled, the FIFO acts as a simple buffer. The decryption is initiated only once the complete packet has been received in the buffer. The decryption process takes approximately 7.0 us per 16-byte block. Thus for a maximum of 4 blocks (i.e. 64 bytes) it can take up to 28 us for completing the cryptographic operations.

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET The receiver sees the AES decryption time as a sequential delay before the PayloadReady interrupt is available. In Fixed length mode the Message part of the payload that can be decrypted can be 64 bytes long. If the address filtering is enabled, the length of the payload should be at max 65 bytes in this case. In Variable length mode the Max message size that can be de crypted is also 64 bytes whether address comparison is enabled or not. Thus, including length byte, the length of the payload is either 65 or 66 bytes (the latter when address comparison is enabled) at max. Crc check being performed on encrypted data, CrcOk interrupt will occur "decryption time" before PayloadReady interrupt. 5.5.5. Handling Large Packets When Payload length exceeds FIFO size (66 bytes) whether in fixed, variable or unlimited length packet format, in addition to PayloadReady or CrcOk in Rx, the FIFO interrupts/flags can be used as described below: FIFO must be unfilled "on-the-fly" during Rx to prevent FIFO overrun. 1) Start reading bytes from the FIFO when FifoNotEmpty or FifoThreshold becomes set. 2) Suspend reading from the FIFO if FifoNotEmpty clears before all bytes of the message have been read 3) Continue to step 1 until PayloadReady or CrcOk fires 4) Read all remaining bytes from the FIFO either in Rx or Sleep/Standby mode Note AES decryption is not feasible on lar ge packets, since all Payload bytes need to be in the FIFO at the same time to perform decryption 5.5.6. Packet Filtering RFM65CW's packet handler offers several mechanisms for pa cket filtering, ensuring that only useful packets are made available to the uC, reducing significantly system power consumption and software complexity. 5.5.6.1. Sync Word Based Sync word filtering/recognition is used fo r identifying the start of the payload and also for network identification. As previously described, the Sync word recognition block is configured (size, error tolerance, value) in RegSyncValue registers. This information is used to filter packets in Rx. Every received packet which does not start with this locally configured Sync word is automatically discarded and no interrupt is generated. When the Sync word is detected, payload reception automatically starts and SyncAddressMatch is asserted. Note Sync Word values containing 0x00 byte(s) are forbidden

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 5.5.6.2. Address Based Address filtering can be enabled via the AddressFiltering bits. It adds another level of filtering, above Sync word (i.e. Sync must match first), typically useful in a multi-node networks where a network ID is shared between all nodes (Sync word) and each node has its own ID (address). Two address based filtering options are available: z AddressFiltering = 01: Received address field is compared with internal register NodeAddress. If they match then the packet is accepted and processed, otherwise it is discarded. z AddressFiltering = 10: Received address field is compared with internal registers NodeAddress and BroadcastAddress. If either is a match, the received packet is accepted and processed, otherwise it is discarded. This additional check with a constant is useful for implementing broadcast in a multi-node networks As address filtering requires a Sync Word match, both features share the same interrupt flag SyncAddressMatch. Please note that the received address byte, as part of the payload, is not stripped off the packet and is made available in the FIFO. 5.5.6.3. Length Based In variable length Packet mode, PayloadLength must be programmed with the maximum payload length permitted. If received length byte is smaller than this maximum then the packet is accepted and processed, otherwise it is discarded. Please note that the received length byte, as part of the payload, is not stripped off the packet and is made available in the FIFO. To disable this function the user should set the value of the PayloadLength to 255. 5.5.6.4. CRC Based The CRC check is enabled by setting bit CrcOn in RegPacketConfig1. It is used for checking the integrity of the message. The checksum is calculated on the received payload and compared with the two checksum bytes received. The result of the comparison is stored in bit CrcOk. By default, if the CRC check fails then the FIFO is automatically cleared and no interrupt is generated. This filtering function can be disabled via CrcAutoClearOff bit and in this case, even if CRC fails, the FIFO is not cleared and only PayloadReady interrupt goes high. Please note that in both cases, the two CRC checksum byte s are stripped off by the packet handler and only the payload is made available in the FIFO. The CRC is based on the CCITT polynomial as shown below. This implementation also detects errors due to leading and trailing zeros.

whitened by XORing it with a random sequence generated in a 9-bit LFSR, shown in Figure 33. Payload de-whitening is thus made transparent for the user, who still retrieves NRZ data from the FIFO. Figure 33. Data De-Whitening

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 6. Configuration and Status Registers 6.1. General Description Table 19 Registers Summary Address Register Name Reset (built-in) Default (recom mended) 0x00 RegFifo 0x00 FIFO read/write access 0x01 RegOpMode 0x04 Operating modes of the receiver 0x02 RegDataModul 0x00 Data operation mode and Modulation settings 0x03 RegBitrateMsb 0x1A Bit Rate setting, Most Significant Bits 0x04 RegBitrateLsb 0x0B Bit Rate setting, Least Significant Bits 0x05 Reserved05 0x00 - 0x06 Reserved06 0x52 - 0x07 RegFrfMsb 0xE4 RF Carrier Frequency, Most Significant Bits 0x08 RegFrfMid 0xC0 RF Carrier Frequency, Intermediate Bits 0x09 RegFrfLsb 0x00 RF Carrier Frequency, Least Significant Bits 0x0A RegOsc1 0x41 RC Oscillators Settings 0x0B RegAfcCtrl 0x00 AFC control in low modulation index situations 0x0C RegLowBat 0x02 Low Battery Indicator Settings 0x0D RegListen1 0x92 Listen Mode settings 0x0E RegListen2 0xF5 Listen Mode Idle duration 0x0F RegListen3 0x20 Listen Mode Rx duration 0x10 RegVersion 0x23 ID relating the silicon revision 0x11 Reserved11 0x9F - 0x12 Reserved12 0x09 - 0x13 Reserved13 0x1A - 0x14 Reserved14 0x40 0x15 Reserved15 0xB0 0x16 Reserved16 0x7B 0x17 Reserved17 0x9B - 0x18 RegLna 0x08 0x88 LNA settings 0x19 RegRxBw 0x86 0x55 Channel Filter BW Control

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET Address Register Name Reset (built-in) Default (recom mended) Channel Filter BW control during the AFC routine 0x1B RegOokPeak 0x40 OOK demodulator selection and control in peak mode 0x1C RegOokAvg 0x80 Average threshold control of the OOK demodulator 0x1D RegOokFix 0x06 Fixed threshold control of the OOK demodulator 0x1E RegAfcFei 0x10 AFC and FEI control and status 0x1F RegAfcMsb 0x00 MSB of the frequency correction of the AFC 0x20 RegAfcLsb 0x00 LSB of the frequency correction of the AFC 0x21 RegFeiMsb 0x00 MSB of the calculated frequency error 0x22 RegFeiLsb 0x00 LSB of the calculated frequency error 0x23 RegRssiConfig 0x02 RSSI-related settings 0x24 RegRssiValue 0xFF RSSI value in dBm 0x25 RegDioMapping1 0x00 Mapping of pins DIO0 to DIO3 0x26 RegDioMapping2 0x05 0x07 Mapping of pins DIO4 and DIO5, ClkOut frequency 0x27 RegIrqFlags1 0x80 Status register: PLL Lock state, Timeout, RSSI > Threshold... 0x28 RegIrqFlags2 0x00 Status register: FIFO handling flags, Low Battery detection... 0x29 RegRssiThresh 0xFF 0xE4 RSSI Threshold control 0x2A RegRxTimeout1 0x00 Timeout duration between Rx request and RSSI detection 0x2B RegRxTimeout2 0x00 Timeout duration between RSSI detection and PayloadReady 0x2C Reserved2C 0x00 - 0x2D Reserved2D 0x03 - 0x2E RegSyncConfig 0x98 Sync Word Recognition control 0x2F-0x36 RegSyncValue1-8 0x00 0x01 Sync Word bytes, 1 through 8 0x37 RegPacketConfig1 0x10 Packet mode settings 0x38 RegPayloadLength 0x40 Payload length setting 0x39 RegNodeAdrs 0x00 Node address 0x3A RegBroadcastAdrs 0x00 Broadcast address 0x3B RegAutoModes 0x00 Auto modes settings 0x3C RegFifoThresh 0x0F 0x8F Fifo threshold 0x3D RegPacketConfig2 0x02 Packet mode settings

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET Address Register Name Reset (built-in) Default (recom mended) 0x3E-0x4D RegAesKey1-16 0x00 16 bytes of the cypher key 0x4E RegTemp1 0x01 Temperature Sensor control 0x4F RegTemp2 0x00 Temperature readout 0x58 RegTestLna 0x1B Sensitivity boost 0x6F RegTestDagc 0x00 0x30 Fading Margin Improvement 0x71 RegTestAfc 0x00 AFC offset for low modulation index AFC 0x50 + RegTest - Internal test registers Note - Reset values are automatically refreshed in the chip at Power On Reset - Default values are the HopeRF recommended register values, optimizing the device operation - Registers for which the Default value differs from the Reset value are denoted by a * in the tables of section 6

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 6.2. Common Configuration Registers Table 20 Common Configuration Registers Name (Address) Bits Variable Name Mode Default Value Description RegFifo (0x00) 7-0 Fifo rw 0x00 FIFO data output 7 SequencerOff rw 0 Controls the automatic Sequencer (see section 4.2 ): 0→ Operating mode as selected with Mode bits in RegOpMode is automatically reached with the Sequencer 1→ Mode is forced by the user

6 ListenOn rw 0 Enables Listen mode:

0 → Off (see section 4.3) 1→ On

5 ListenAbort w 0 Aborts Listen mode when set together with ListenOn=0

and new Mode selection in 1 SPI access (see section 4.3) Always reads 0. 4-2 Mode rw 001 Receiver’s operating modes: 000→ sleep mode (SLEEP) 001→ standby mode (STDBY) 010→ frequency synthesizer mode (FS) 100→ receiver mode (RX) others→ reserved Reads the value corresponding to the current chip mode RegOpMode (0x01) 1-0 - r 00 unused 7 - r 0 unused 6-5 DataMode rw 00 Data processing mode: 00→ Packet mode 01→ reserved 10→ Continuous mode with bit synchronizer 11→ Continuous mode without bit synchronizer 4-3 ModulationType rw 00 Modulation scheme: 00→ FSK 01→ OOK 10 - 11→ reserved RegDataModul (0x02) 2-0 - r 000 unused RegBitrateMsb (0x03) 7-0 BitRate(15:8) rw 0x1a MSB of Bit Rate (Chip Rate when Manchester encoding is enabled) RegBitrateLsb (0x04) 7-0 BitRate(7:0) rw 0x0b LSB of Bit Rate (Chip Rate if Manchester encoding is enabled) BitRate (15,0) Default value: 4.8 kb/s Reserved05 (0x05) 7-0 - r 0x00 unused Reserved06 (0x06) 7-0 - r 0x52 unused RegFrfMsb (0x07) 7-0 Frf(23:16) rw 0xe4 MSB of the RF Local Oscillator RegFrfMid (0x08) 7-0 Frf(15:8) rw 0xc0 Middle byte of the RF Local Oscillator

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http://www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET RegFrfLsb (0x09) 7-0 Frf(7:0) rw 7 RcCalStart w 0 Triggers the calibration of the RC oscillator when set. Always reads 0. RC calibration must be triggered in Standby mode.

6 RcCalDone r 1 0→ RC calibration in progress

1→ RC calibration is over RegOsc1 (0x0A) 5-0 - r 000001 unused 7-6 - r 00 unused

5 AfcLowBetaOn rw 0 Improved AFC routine for signals with modulation index

lower than 2. Refer to section 3.4.17 for details 0→ Standard AFC routine 1→ Improved AFC routine RegAfcCtrl (0x0B) 4-0 - r 00000 unused 7-5 - r 000 unused

4 LowBatMonitor rw - Real-time (not latched) output of the Low Battery detector,

when enabled.

3 LowBatOn rw 0 Low Battery detector enable signal

0→ LowBat off 1→ LowBat on RegLowBat (0x0C) 2-0 LowBatTrim rw 010 Trimming of the LowBat threshold: 000→ 1.695 V 001 → 1.764 V 010→ 1.835 V 011 → 1.905 V 100→ 1.976 V 101 → 2.045 V 110→ 2.116 V 111 → 2.185 V 7-6 ListenResolIdle rw 10 Resolution of Listen modes timings (calibrated RC osc): 0101→ 64 us 1010→ 4.1 ms 1111→ 262 ms Others→ reserved 5-4 ListenResolRx rw 01 Resolution of Listen mode Rx time (calibrated RC osc): 00→ reserved 01→ 64 us 10→ 4.1 ms 11→ 262 ms

3 ListenCriteria rw 0 Criteria for packet acceptance in Listen mode:

0→ signal strength is above RssiThreshold 1→ signal strength is above RssiThreshold and SyncAddress matched 2-1 ListenEnd rw 01 Action taken after acceptance of a packet in Listen mode: 00→ chip stays in Rx mode. Listen mode stops and must be disabled (see section 4.3). 01→ chip stays in Rx mode until PayloadReady or Timeout interrupt occurs. It then goes to the mode defined by Mode. Listen mode stops and must be disabled (see section 4.3). 10→ chip stays in Rx mode until PayloadReady or Timeout interrupt occurs. Listen mode then resumes in Idle state. FIFO content is lost at next Rx wakeup. 11→ Reserved RegListen1 (0x0D) 0 - r 0 unused

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http://www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET RegListen2 (0x0E) 7-0 ListenCoefIdle rw 0xf5 Duration of the Idle phase in Listen mode. tListenIdle ൌ ListenCoefIdle ListenResolIdle RegListen3 (0x0F) 7-0 ListenCoefRx rw 0x20 Duration of the Rx phase in Listen mode (startup time included, see section 4.2.1) tListenRx ൌ ListenCoefRx ListenResolRx RegVersion (0x10) 7-0 Version r 0x23 Version code of the chip. Bits 7-4 give the full revision number; bits 3-0 give the metal mask revision number.

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 6.3. Receiver Registers Table 21 Receiver Registers Name (Address) Bits Variable Name Mode Default Value Description Reserved14 (0x14) 7-0 - r 0x40 unused Reserved15 (0x15) 7-0 - r 0xB0 unused Reserved16 (0x16) 7-0 - r 0x7B unused Reserved17 (0x17) 7-0 - r 0x9B unused

7 LnaZin rw 1

LNA’s input impedance 0→ 50 ohms 1→ 200 ohms 6 - r 0 unused 5-3 LnaCurrentGain r 001 Current LNA gain, set either manually, or by the AGC RegLna (0x18) 2-0 LnaGainSelect rw 000 LNA gain setting: 000→ gain set by the internal AGC loop 001→ G1 = highest gain 010→ G2 = highest gain – 6 dB 011→ G3 = highest gain – 12 dB 100→ G4 = highest gain – 24 dB 101→ G5 = highest gain – 36 dB 110→ G6 = highest gain – 48 dB 111→ reserved 7-5 DccFreq rw 010 Cut-off frequency of the DC offset canceller (DCC): 4-3 RxBwMant rw 10 Channel filter bandwidth control: 00→ RxBwMant = 16 10 → RxBwMant = 24 01→ RxBwMant = 20 11 → reserved RegRxBw (0x19) 2-0 RxBwExp rw 101 Channel filter bandwidth control: FSK Mode: 7-5 DccFreqAfc rw 100 DccFreq parameter used during the AFC 4-3 RxBwMantAfc rw 01 RxBwMant parameter used during the AFC RegAfcBw (0x1A) 2-0 RxBwExpAfc rw 011 * RxBwExp parameter used during the AFC

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http://www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 7-6 OokThreshType rw 01 Selects type of threshold in the OOK data slicer: 00→ fixed 10 → average 01→ peak 11 → reserved 5-3 OokPeakTheshStep rw 000 Size of each decrement of the RSSI threshold in the OOK demodulator: 000→ 0.5 dB 001 → 1.0 dB 010→ 1.5 dB 011 → 2.0 dB 100→ 3.0 dB 101 → 4.0 dB 110→ 5.0 dB 111 → 6.0 dB RegOokPeak (0x1B) 2-0 OokPeakThreshDec rw 000 Period of decrement of the RSSI threshold in the OOK demodulator: 000→ once per chip 001 → once every 2 chips 010→ once every 4 chips 011 → once every 8 chips 100→ twice in each chip 101 → 4 times in each chip 110→ 8 times in each chip 111→ 16 times in each chip 7-6 OokAverageThreshFilt rw 10 Filter coefficients in average mode of the OOK demodulator: 00→ fC ≈ chip rate / 32.π 01→ fC ≈ chip rate / 8.π 10→ fC ≈ chip rate / 4.π 11→ fC ≈ chip rate / 2.π RegOokAvg (0x1C) 5-0 - r 000000 unused RegOokFix (0x1D) 7-0 OokFixedThresh rw 0110 (6dB) Fixed threshold value (in dB) in the OOK demodulator. Used when OokThresType = 00 7 - r 0 unused

6 FeiDone r 0 0→ FEI is on-going

1→ FEI finished 5 FeiStart w 0 Triggers a FEI measurement when set. Always reads 0.

4 AfcDone r 1 0→ AFC is on-going

1→ AFC has finished

3 AfcAutoclearOn rw 0 Only valid if AfcAutoOn is set

0→ AFC register is not cleared before a new AFC phase 1→ AFC register is cleared before a new AFC phase

2 AfcAutoOn rw 0 0→ AFC is performed each time AfcStart is set

1→ AFC is performed each time Rx mode is entered 1 AfcClear w 0 Clears the AfcValue if set in Rx mode. Always reads 0 RegAfcFei (0x1E) 0 AfcStart w 0 Triggers an AFC when set. Always reads 0. RegAfcMsb (0x1F) 7-0 AfcValue(15:8) r 0x00 MSB of the AfcValue, 2’s complement format RegAfcLsb (0x20) 7-0 AfcValue(7:0) r 0x00 LSB of the AfcValue, 2’s complement format Frequency correction = AfcValue x Fstep RegFeiMsb (0x21) 7-0 FeiValue(15:8) r - MSB of the measured frequency offset, 2’s complement RegFeiLsb (0x22) 7-0 FeiValue(7:0) r - LSB of the measured frequency offset, 2’s complement Frequency error = FeiValue x Fstep 7-2 - r 000000 unused

1 RssiDone r 1 0→ RSSI is on-going

1→ RSSI sampling is finished, result available RegRssiConfig (0x23) 0 RssiStart w 0 Trigger a RSSI measurement when set. Always reads 0. RegRssiValue (0x24) 7-0 RssiValue r 0xFF Absolute value of the RSSI in dBm, 0.5dB steps. RSSI = -RssiValue/2 [dBm]

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 6.4. IRQ and Pin Mapping Registers Table 22 IRQ and Pin Mapping Registers Name (Address) Bits Variable Name Mode Default Value Description 7-6 Dio0Mapping rw 00 5-4 Dio1Mapping rw 00 3-2 Dio2Mapping rw 00 RegDioMapping1 (0x25) 1-0 Dio3Mapping rw 00 7-6 Dio4Mapping rw 00 5-4 Dio5Mapping rw 00 Mapping of pins DIO0 to DIO5 See Table 17 for mapping in Continuous mode See Table 18 for mapping in Packet mode 3 - r 0 unused RegDioMapping2 (0x26) 2-0 ClkOut rw 111 Selects CLKOUT frequency: 000→ FXOSC 001→ FXOSC / 2 010→ FXOSC / 4 011→ FXOSC / 8 100→ FXOSC / 16 101→ FXOSC / 32 110→ RC (automatically enabled) 111→ OFF

7 ModeReady r 1 Set when the operation mode requested in Mode, is ready

• Sleep: Entering Sleep mode - Standby: XO is running - FS: PLL is locked - Rx: RSSI sampling starts Cleared when changing operating mode. 6 RxReady r 0 Set in Rx mode, after RSSI, AGC and AFC. Cleared when leaving Rx. 5 - r 0 unused 4 PllLock r 0 Set (in FS and Rx) when the PLL is locked. Cleared when it is not. 3 Rssi rwc 0 Set in Rx when the RssiValue exceeds RssiThreshold. Cleared when leaving Rx.

2 Timeout r 0 Set when a timeout occurs (see TimeoutRxStart and

TimeoutRssiThresh) Cleared when leaving Rx or FIFO is emptied. 1 AutoMode r 0 Set when entering Intermediate mode. Cleared when exiting Intermediate mode. Please note that in Sleep mode a small delay can be observed between AutoMode interrupt and the corresponding enter/exit condition. RegIrqFlags1 (0x27) 0 SyncAddressMatch r/rwc 0 Set when Sync and Address (if enabled) are detected. Cleared when leaving Rx or FIFO is emptied. This bit is read only in Packet mode, rwc in Continuous mode

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http://www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 7 FifoFull r 0 Set when FIFO is full (i.e. contains 66 bytes), else cleared.

6 FifoNotEmpty r 0 Set when FIFO contains at least one byte, else cleared

5 FifoLevel r 0 Set when the number of bytes in the FIFO strictly exceeds

FifoThreshold, else cleared. 4 FifoOverrun rwc 0 Set when FIFO overrun occurs. (except in Sleep mode) Flag(s) and FIFO are cleared when this bit is set. The FIFO then becomes immediately available for the next reception. 3 - r 0 unused 2 PayloadReady r 0 Set in Rx when the payload is ready (i.e. last byte received and CRC, if enabled and CrcAutoClearOff is cleared, is Ok). Cleared when FIFO is empty. 1 CrcOk r 0 Set in Rx when the CRC of the payload is Ok. Cleared when FIFO is empty. RegIrqFlags2 (0x28)

0 LowBat rwc - Set when the battery voltage drops below the Low Battery

threshold. Cleared only when set by the user. RegRssiThresh (0x29) 7-0 RssiThreshold rw 0xE4 RSSI trigger level for Rssi interrupt : - RssiThreshold / 2 [dBm] RegRxTimeout1 (0x2A) 7-0 TimeoutRxStart rw 0x00 Timeout interrupt is generated TimeoutRxStart*16*Tbit after switching to Rx mode if Rssi interrupt doesn’t occur (i.e. RssiValue > RssiThreshold) 0x00: TimeoutRxStart is disabled RegRxTimeout2 (0x2B) 7-0 TimeoutRssiThresh rw 0x00 Timeout interrupt is generated TimeoutRssiThresh*16*Tbit after Rssi interrupt if PayloadReady interrupt doesn’t occur. 0x00: TimeoutRssiThresh is disabled

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 6.5. Packet Engine Registers Table 23 Packet Engine Registers Name (Address) Bits Variable Name Mode Default Value Description Reserved2C (0x2c) 7-0 - rw 0x00 unused Reserved2D (0x2d) 7-0 - rw 0x03 unused

7 SyncOn rw 1 Enables the Sync word detection:

0→ Off 1→ On

6 FifoFillCondition rw 0 FIFO filling condition:

0→ if SyncAddress interrupt occurs 1→ as long as FifoFillCondition is set 5-3 SyncSize rw 011 Size of the Sync word: (SyncSize + 1) bytes RegSyncConfig (0x2e) 2-0 SyncTol rw 000 Number of tolerated bit errors in Sync word RegSyncValue1 (0x2f) 7-0 SyncValue(63:56) rw 0x01 1st byte of Sync word. (MSB byte) Used if SyncOn is set. RegSyncValue2 (0x30) 7-0 SyncValue(55:48) rw 0x01 2nd byte of Sync word Used if SyncOn is set and (SyncSize +1) >= 2. RegSyncValue3 (0x31) 7-0 SyncValue(47:40) rw 0x01 3rd byte of Sync word. Used if SyncOn is set and (SyncSize +1) >= 3. RegSyncValue4 (0x32) 7-0 SyncValue(39:32) rw 0x01 4th byte of Sync word. Used if SyncOn is set and (SyncSize +1) >= 4. RegSyncValue5 (0x33) 7-0 SyncValue(31:24) rw 0x01 5th byte of Sync word. Used if SyncOn is set and (SyncSize +1) >= 5. RegSyncValue6 (0x34) 7-0 SyncValue(23:16) rw 0x01 6th byte of Sync word. Used if SyncOn is set and (SyncSize +1) >= 6. RegSyncValue7 (0x35) 7-0 SyncValue(15:8) rw 0x01 7th byte of Sync word. Used if SyncOn is set and (SyncSize +1) >= 7. RegSyncValue8 (0x36) 7-0 SyncValue(7:0) rw 0x01 8th byte of Sync word. Used if SyncOn is set and (SyncSize +1) = 8.

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET

7 PacketFormat rw 0 Defines the packet format used:

0→ Fixed length 1→ Variable length 6-5 DcFree rw 00 Defines DC-free decoding performed: 00→ None (Off) 01→ Manchester 10→ Whitening 11→ reserved

4 CrcOn rw 1 Enables CRC check:

0→ Off 1→ On

3 CrcAutoClearOff rw 0 Defines the behavior of the packet handler when CRC

check fails: 0→ Clear FIFO and restart new packet reception. No PayloadReady interrupt issued. 1→ Do not clear FIFO. PayloadReady interrupt issued. 2-1 AddressFiltering rw 00 Defines address based filtering in Rx: 00→ None (Off) 01→ Address field must match NodeAddress 10→ Must match NodeAddress or BroadcastAddress 11→ reserved RegPacketConfig1 (0x37) 0 - rw 0 unused RegPayloadLength (0x38) 7-0 PayloadLength rw 0x40 If PacketFormat = 0 (fixed), payload length. If PacketFormat = 1 (variable), max length in Rx RegNodeAdrs (0x39) 7-0 NodeAddress rw 0x00 Node address used in address filtering. RegBroadcastAdrs (0x3A) 7-0 BroadcastAddress rw 0x00 Broadcast address used in address filtering. 7-5 EnterCondition rw 000 Interrupt condition for entering the intermediate mode: 000→ None (AutoModes Off) 001→ Rising edge of FifoNotEmpty 010→ Rising edge of FifoLevel 011→ Rising edge of CrcOk 100→ Rising edge of PayloadReady 101→ Rising edge of SyncAddress 110→ Reserved 111→ Falling edge of FifoNotEmpty (i.e. FIFO empty) 4-2 ExitCondition rw 000 Interrupt condition for exiting the intermediate mode: 000→ None (AutoModes Off) 001→ Falling edge of FifoNotEmpty (i.e. FIFO empty) 010→ Rising edge of FifoLevel or Timeout 011→ Rising edge of CrcOk or Timeout 100→ Rising edge of PayloadReady or Timeout 101→ Rising edge of SyncAddress or Timeout 110→ Reserved 111→ Rising edge of Timeout RegAutoModes (0x3B) 1-0 IntermediateMode rw 00 Intermediate mode: 00→ Sleep mode (SLEEP) 01→ Standby mode (STDBY) 10→ Receiver mode (RX) 11→ Reserved 7 - rw 1 unused RegFifoThresh (0x3C) 6-0 FifoThreshold rw 0001111 Used to trigger FifoLevel interrupt.

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 7-4 InterPacketRxDelay rw 0000 After PayloadReady occurred, defines the delay between FIFO empty and the start of a new RSSI phase for next packet. Must match the transmitter’s PA ramp-down time. - Tdelay = 0 if InterpacketRxDelay >= 12 - Tdelay = (2 InterpacketRxDelay) / BitRate otherwise 3 - rw 0 unused

2 RestartRx w 0 Forces the Receiver in WAIT mode, in Continuous Rx

mode. Always reads 0.

1 AutoRxRestartOn rw 1 Enables automatic Rx restart (RSSI phase) after

PayloadReady occurred and packet has been completely read from FIFO: 0→ Off. RestartRx can be used. 1→ On. Rx auto. restart after InterPacketRxDelay. RegPacketConfig2 (0x3D)

0 AesOn rw 0 Enable the AES decryption:

0→ Off 1→ On (payload limited to 66 bytes maximum) RegAesKey1 (0x3E) 7-0 AesKey(127:120) w 0x00 1st byte of cipher key (MSB byte) RegAesKey2 (0x3F) 7-0 AesKey(119:112) w 0x00 2nd byte of cipher key RegAesKey3 (0x40) 7-0 AesKey(111:104) w 0x00 3rd byte of cipher key RegAesKey4 (0x41) 7-0 AesKey(103:96) w 0x00 4th byte of cipher key RegAesKey5 (0x42) 7-0 AesKey(95:88) w 0x00 5th byte of cipher key RegAesKey6 (0x43) 7-0 AesKey(87:80) w 0x00 6th byte of cipher key RegAesKey7 (0x44) 7-0 AesKey(79:72) w 0x00 7th byte of cipher key RegAesKey8 (0x45) 7-0 AesKey(71:64) w 0x00 8th byte of cipher key RegAesKey9 (0x46) 7-0 AesKey(63:56) w 0x00 9th byte of cipher key RegAesKey10 (0x47) 7-0 AesKey(55:48) w 0x00 10th byte of cipher key RegAesKey11 (0x48) 7-0 AesKey(47:40) w 0x00 11th byte of cipher key RegAesKey12 (0x49) 7-0 AesKey(39:32) w 0x00 12th byte of cipher key RegAesKey13 (0x4A) 7-0 AesKey(31:24) w 0x00 13th byte of cipher key RegAesKey14 (0x4B) 7-0 AesKey(23:16) w 0x00 14th byte of cipher key RegAesKey15 (0x4C) 7-0 AesKey(15:8) w 0x00 15th byte of cipher key RegAesKey16 (0x4D) 7-0 AesKey(7:0) w 0x00 16th byte of cipher key (LSB byte)

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 6.6. Temperature Sensor Registers Table 24 Temperature Sensor Registers Name (Address) Bits Variable Name Mode Default Value Description 7-4 - r 0000 unused 3 TempMeasStart w 0 Triggers the temperature measurement when set. Always reads 0. 2 TempMeasRunning r 0 Set to 1 while the temperature measurement is running. Toggles back to 0 when the measurement has completed. The receiver can not be used while measuring temperature RegTemp1 (0x4E) 1-0 - r 01 unused RegTemp2 (0x4F) 7-0 TempValue r - Measured temperature -1°C per Lsb Needs calibration for accuracy 6.7. Test Registers Table 25 Test Registers Name (Address) Bits Variable Name Mode Default Value Description RegTestLna (0x58) 7-0 SensitivityBoost rw 0x1B High sensitivity or normal sensitivity mode: 0x1B→ Normal mode 0x2D→ High sensitivity mode RegTestDagc (0x6F) 7-0 ContinuousDagc rw 0x30 Fading Margin Improvement, refer to 3.4.4 0x00→ Normal mode 0x10→ Improved margin, use if AfcLowBetaOn=1 0x30→ Improved margin, use if AfcLowBetaOn=0 RegTestAfc (0x71) 7-0 LowBetaAfcOffset rw 0x00 AFC offset set for low modulation index systems, used if AfcLowBetaOn=1. Offset = LowBetaAfcOffset x 488 Hz

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com ADVANCED COMMUNICATIONS & SENSING DATASHEET 7. Application Information 7.1. Crystal Resonator Specification Table 26 shows the crystal resonator specification for the crystal reference oscillator circuit of the RFM65CW. This specification covers the full range of operation of the RFM65CW and is employed in the reference design. Table 26 Crystal Specification Symbol FXOSC XTAL Frequency 26 - 32 MHz RS XTAL Serial Resistance - 30 140 ohms C0 XTAL Shunt Capacitance - 2.8 7 pF CLOAD External Foot Capacitance On each pin XTA and XTB 8 16 22 pF Notes - the initial frequency tolerance, temperature stability and ageing performance should be chosen in accordance with the target operating temperature range and the receiver bandwidth selected. - the loading capacitance should be applied externally, and adapted to the actual Cload specification of the XTAL. - A minimum XTAL frequency of 28 MHz is required to cover the 863-870 MHz band, 29 MHz for the 902-928 MHz band 7.2. Reset of the module A power-on reset of the RFM65CW is triggered at power up. Additionally, a manual reset can be issued by controlling Reset pin. 7.2.1. POR If the application requires the disconnection of VDD from the RFM65CW, despite of the extremely low Sleep Mode current, the user should wait for 10 ms from of the end of the PO R cycle before commencing communications over the SPI bus. Pin 6 (Reset) should be left floating during the POR sequence. VDD Reset Pin (output) Undefined Wait for 10 ms Chip is ready from this point on Figure 34. POR Timing Diagram Please note that any CLKOUT activity can also be used to detect that the chip is ready.

Figure 37. S2 Package Outline Drawing

Listen mode can simply be exited on the RFM65CW V2b by resetting bit ListenOn to 0 in RegListen. Figure 40. RegTestOok Description It is not required to modify this register any more on the RFM65CW V2b. mode. AfcAutoClear function is fully functional on the silicon version V2b. Those two bits enable a functionality that was not available on the silicon version V2a. This register enables a functionnality that is only available in the silicon version V2c.

T el: +86-755-82973805 F ax: +86-755-82973550 E -mail: sales@hoperf.com http:// www.hoperf.com 10. Ordering Information RFM65CW —433 S2 P/N: RFM65CW-315S2 RFM65CW module at 315MHz band, SMD Package P/N: RFM65CW-433S2 RFM65CW module at 433MHz band, SMD Package P/N: RFM65CW-868S2 RFM65CW module at 868MHz band, SMD Package P/N: RFM65CW-915S2 RFM65CW module at 915MHz band, SMD Package HOPE MICROELECTRONICS CO.,LTD Add: 2/ F, Building 3, Pingshan Private Enterprise Science and Technology Park, Lishan Road, XiLi Town, Nanshan District, Shenzhen, Guangdong, China Tel: 86-755-82973805 Fax: 86-755-82973550 Email: sales@hoperf.com Website: http://www.hoperf.com http://www.hoperf.cn This document may contain preliminary information and is subject to change by Hope Microelectronics without notice. Hope Microelectronics assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of Hope Microelectronics or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in the direct physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MECHANTABILITY OR FITNESS FOR A ARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT. ©2006, HOPE MICROELECTRONICS CO.,LTD. All rights reserved. Package Operation Band Mode Type