RFM110 HOPE | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 18
Technical content
Features
Embedded EEPROM y Very Easy Development with RFPDK y All Features Programmable Frequency Range: y 240 to 480 MHz (RFM110) y 240 to 960 MHz (RFM117) OOK Modulation Symbol Rate: 0.5 to 30 ksps Output Power: -10 to +13 dBm Supply Voltage: 1.8 to 3.6 V Current Consumption: 12.4 mA @ +10 dBm Sleep Current: < 20 nA FCC / ETSI Compliant RoHS Compliant Module Size:17.8*12.8*5.0mm RFM110/RFM117 Descriptions The RFM110/RFM117 devices are ultra low-cost, highly flexible, high performance, single-chip OOK transmitters for various 240 to 960 MHz wireless applications. The RFM110A covers the frequency range from 240 to 480 MHz while the RFM117 covers the 240 to 960 MHz frequency range. They are part of the CMOSTEK NextGenRFTM family, which includes a complete line of transmitters, receivers and transceivers. With very low current consumption, the device modulates and transmits the data which is sent from the host MCU. An embedded EEPROM allows the frequency, output power and other features to be programmed into the chip using the CMOSTEK USB Programmer and RFPDK Alternatively,in stock products of 433.92/868.35 MHz are available for immediate demands without the need of EEPROM programming.The RFM110/RFM117 transmitter together with the RFM21x receiver enables an ultra low cost RF link.
Applications
Low-Cost Consumer Electronics Applications Home and Building Automation Remote Fan Controllers Infrared Transmitter Replacements Industrial Monitoring and Controls Remote Lighting Control Wireless Alarm and Security Systems Remote Keyless Entry (RKE)
E‐mail:sales@hoperf.com website://www.hoperf.com Rev 1.0 | Page RFM117 Abbreviations Abbreviations used in this data sheet are described below BOM Bill of Materials PC Personal Computer BSC Basic Spacing between Centers PCB Printed Circuit Board EEPROM Electrically Erasable Programmable Read-Only Memory PN Phase Noise RCLK Reference Clock ESD Electro-Static Discharge RF Radio Frequency ESR Equivalent Series Resistance RFPDK RF Product Development Kit ETSI European Telecommunications Standards Institute RoHS Restriction of Hazardous Substances Rx Receiving, Receiver FCC Federal Communications Commission SOT Small-Outline Transistor Max Maximum SR Symbol Rate MCU Microcontroller Unit TWI Two-wire Interface Min Minimum Tx Transmission, Transmitter MOQ Minimum Order Quantity Typ Typical NP0 Negative-Positive-Zero USB Universal Serial Bus OBW Occupied Bandwidth XO/XOSC Crystal Oscillator OOK On-Off Keying XTAL Crystal
E‐mail:sales@hoperf.com website://www.hoperf.com Rev 1.0 | Page RFM117 Table of Contents
- Electrical Characteristics
1.1 Recommended Operating Conditions
Table 3. Recommended Operation Conditions
1.2 Absolute Maximum Ratings
Table 4. Absolute Maximum Ratings[1] conditions for extended periods may affect device reliability. to prevent permanent damage.
1.3 Transmitter Specifications
Table 5. Transmitter Specifications
1.2 MHz offset from FRF -107 dBc/Hz
1.2 MHz offset from FRF -101 dBc/Hz
433.92 MHz[3]
868.35 MHz[3]
[1]. The frequency range is continuous over the specified range. [3]. The harmonics output is measured with the application shown as Figure 10.
1.4 Crystal Oscillator
Table 6. Crystal Oscillator Specifications required)with peak-to-peak amplitude of 0.3 to 0.7 V. dependence.The acceptable crystal tolerance depends on RF frequency and channel spacing/bandwidth. [3]. This parameter is to a large degree crystal dependent.
Figure 2. Pin Diagram Table 6. RFM110 Pin Descriptions
1 ANT O Transmitter RF Output
3 DATA I/O Data input to be transmitted or
4 GND I Ground
5 NC --- Connect to GND
6 CLK I Clock pin to access the embedded EEPROM
7 GND I Ground
8 NC --- Connect to GND
E‐mail:sales@hoperf.com website://www.hoperf.com Rev 1.0 | Page RFM117 4. Typical Application Schematics Figure 9: Typical Application Schematic
5.1 Overview
Figure 11. RFM110/RFM117 Functional Block Diagram powered application with its highly integrated and low power design. power and other product features can be programmed into the embedded EEPROM by the RFPDK and USB Programmer.
5.2 Modulation, Frequency and Symbol Rate
modulation, frequency and symbol rate specifications.
Table 10. Modulation, Frequency and Symbol Rate
5.3 Embedded EEPROM and RFPDK
Figure 12. Accessing Embedded EEPROM RFM110/RFM117 Configuration Guideline”. Table 11. Configurable Parameters in RFPDK range from 240 to 960 MHz. The step size is 0.001 MHz.
868.35 MHz Basic
5.4 Power Amplifier
detailed information please refer to “AN101 CMT211xA Schematic and PCB Layout Design Guideline”. the CMOSTEK USB Programmer and RFPDK.
5.5 PA Ramping
is identical to the ramp up time in the same configuration. device. For more detail of calculating tRAMP, please refer to “AN102 RFM110/RFM117 Configuration Guideline”. Figure 13. PA Ramping Time
5.6 Crystal Oscillator and RCLK
set of variable load capacitors CL is built inside the RFM110/RFM117 to support the oscillation of the crystal. choosing the right value of CL.
26 MHz
Figure 14. XTAL Circuitry and Crystal Model Figure 15. RCLK Circuitry pin. Also, the user should set the internal load capacitor CL to its minimum value. See Figure 15 for the RCLK circuitry.
- Working States and Transmission Control Interface
6.1 Working States
The RFM110/RFM117 has 4 different working states: SLEEP, XO-STARTUP, TUNE and TRANSMIT. minimized to 20 nA typically. starts to work. The valid control signal can be a rising or falling edge on the DATA pin, which can be configured on the RFPDK. value of tXTAL is provided in Table 12. 16 and Figure 17 for the details. for details of the two-wire interface. Table 12. Timing in Different Working States [1]. This parameter is to a large degree crystal dependent. [2]. Configurable from 20 to 90 ms in 10 ms step size.
6.2 Transmission Control Interface
two-wire interface, so that the transmission is more robust, and consumes less current.
6.2.1 Tx Enabled by DATA Pin Rising Edge
they are modulated. The user has to pull the DATA pin low for tSTOP in order to end the transmission. Figure 16. Transmission Enabled by DATA Pin Rising Edge
6.2.2 Tx Enabled by DATA Pin Falling Edge
to end the transmission. Before starting the next transmit cycle, the user has to pull the DATA pin back to high. Figure 17. Transmission Enabled by DATA Pin Falling Edge
6.2.3 Two-wire Interface
requirement and data transmission control through the TWI are shown in this section.
Table 14. TWI Commands Descriptions Implemented by pulling the DATA pin low for 32 clock cycles and clocking in 0x8D00, 48 clock cycles in total. Rising/Falling edge to trigger transmission after this command, until the TWI_OFF command is issued.
- Please ensure the DATA pin is firmly pulled low during the first 32 clock cycles.
- When the device is configured as Transmission Enabled by DATA Pin Falling Edge, in order to issue