RFHCS362AF

RFHCS362F MICROCHIP | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 60

Technical content

Features

rfHCS362AG 2 x 64 PWM/MAN ASK rfHCS362AF 2 x 64 PWM/MAN ASK/FSK SOIC VSS XTAL S3/RFEN OUT VDD LED /SHIFT RFEN IN CLKOUT PS/DATA ASK VDDRF LF rfHCS362G DATA ANT2 NC VSSRF ANT1 SSOP VSS DATA FSK S3/RFEN OUT VDD LED /SHIFT RFEN IN CLKOUT PS/DATA ASK VDDRF LF rfHCS362FDATA NC VSSRF ANT2 ANT110 11 FSK OUTXTAL K EE L OQ ® Code Hopping Encoder with UHF ASK/FSK Transmitter

DS41189A-page 2 Preliminary  2002 Microchip Technology Inc. TO OUR VALUED CUSTOMERS It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced. If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@mail.microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback. Most Current Data Sheet To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at: http://www.microchip.com You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000). Errata An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies. To determine if an errata sheet exists for a particular device, please check with one of the following:

• Microchip’s Worldwide Web site; http://www.microchip.com
• Your local Microchip sales office (see last page)
• The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277 When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include liter- ature number) you are using. Customer Notification System Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

 2002 Microchip Technology Inc. Preliminary DS41189A-page 3 rfHCS362G/362F

1.0 GENERAL DESCRIPTION

The rfHCS362G/362F is a code hopping encoder plus UHF transmitter designed for secure wireless com- mand and control systems. The rfHCS362G/362F uti- lizes the K EE LOQ ® code hopping technology which incorporates high security in a small package outline at a low cost to make this device well suited for unidirec- tional remote keyless entry systems and access control systems. The rfHCS362G/362F combines a 32-bit hopping code generated by a nonlinear encryption algorithm with a 28/32-bit serial number and 9/5 status bits to create a 69-bit transmission stream. The length of the transmis- sion strongly resists the threat of code scanning. The code hopping mechanism makes each transmission unique, thus rendering code capture and resend (code grabbing) schemes virtually useless. The encryption key, serial number and configuration data are stored in an EEPROM array which is not accessible via any external connection. The EEPROM data is programmable but read protected. The data can be verified only after an automatic erase and program- ming operation. This protects against attempts to gain access to keys or manipulate synchronization values. The rfHCS362G/362F provides an easy to use serial interface for programming the necessary keys, system parameters and configuration data. The transmitter is a fully integrated UHF ASK/FSK transmitter consisting of crystal oscillator, Phase- Locked Loop (PLL), open-collector differential-output Power Amplifier (PA), and mode control logic. External components consist of bypass capacitors, crystal, and PLL loop filter. There are no internal electrical connec- tions between the encoder and the transmitter. The encoder oscillator is independent from the transmitter crystal oscillator. The rfHCS362G is capable of Amplitude Shift Keying (ASK) modulation by turning the PA on and off. The rfHCS362F is capable of ASK or Frequency Shift Key- ing (FSK) modulation by employing an internal FSK switch to pull the transmitter crystal via a second load capacitor. The rfHCS362G/362F is a single channel device. The transmit frequency is fixed and set by an external refer- ence crystal. Transmit frequencies in the range of 310 to 440 MHz can be selected. Output drive is an open- collector differential amplifier. The differential output is well suited for loop antennas. Output power is adjust- able from +2 dBm to -12 dBm in six discrete steps. The rfHCS362G/362F are radio frequency (RF) emit- ting devices. Wireless RF devices are governed by a country’s regulating agency. For example, in the United States it is the Federal Communications Committee (FCC) and in Europe it is the European Conference of Postal and Telecommunications Administrations (CEPT). It is the responsibility of the designer to ensure that their end product conforms to rules and regulations of the country of use and/or sale. RF devices require correct board level implementation in order to meet regulatory requirements. Layout con- siderations are given in Section 6.0 UHF ASK/FSK Transmitter.

1.1 Important Terms

The following is a list of key terms used throughout this data sheet. For additional information on KEE LOQ and Code Hopping refer to Technical Brief 3 (TB003).

• RKE - Remote Keyless Entry
• Button Status - Indicates what button input(s) activated the transmission. Encompasses the 4 button status bits S3, S2, S1 and S0 (Figure 3-6).
• Code Hopping - A method by which a code, viewed externally to the system, appears to change unpredictably each time it is transmitted.
• Code word - A block of data that is repeatedly transmitted upon button activation (Figure 3-6).
• Transmission - A data stream consisting of repeating code words (Figure 10-1).
• Encryption key - A unique and secret 64-bit number used to encrypt and decrypt data. In a symmetrical block cipher such as the K EE LOQ algorithm, the encryption and decryption keys are equal and will be referred to generally as the encryption key.
• Encoder - A device that generates and encodes data.
• Encryption Algorithm - A recipe whereby data is scrambled using a encryption key. The data can only be interpreted by the respective decryption algorithm using the same encryption key.
• Decoder - A device that decodes data received from an encoder.
• Decryption algorithm - A recipe whereby data scrambled by an encryption algorithm can be unscrambled using the same encryption key.
• Learn – Learning involves the receiver calculating the transmitter’s appropriate encryption key, decrypting the received hopping code and storing the serial number, synchronization counter value and encryption key in EEPROM. The K EE LOQ product family facilitates several learning strate- gies to be implemented on the decoder. The fol- lowing are examples of what can be done. - Simple Learning The receiver uses a fixed encryption key, common to all components of all systems by the same manufacturer, to decrypt the received code word’s encrypted portion.

DS41189A-page 4 Preliminary  2002 Microchip Technology Inc. - Normal Learning The receiver uses information transmitted during normal operation to derive the encryp- tion key and decrypt the received code word’s encrypted portion. - Secure Learn The transmitter is activated through a special button combination to transmit a stored 60-bit seed value used to generate the transmitter’s encryption key. The receiver uses this seed value to derive the same encryption key and decrypt the received code word’s encrypted portion.

• Manufacturer’s code – A unique and secret 64- bit number used to generate unique encoder encryption keys. Each encoder is programmed with a encryption key that is a function of the man- ufacturer’s code. Each decoder is programmed with the manufacturer code itself.

1.2 Applications

The rfHCS362G/362F is suited for secure wireless remote control applications. The EEPROM technology makes customizing application programs (transmitter codes, appliance settings, etc.) extremely fast and con- venient. The small footprint packages are suitable for applications with space limitations. Low-cost, low- power, high performance, ease of use and I/O flexibility make the rfHCS362G/362F very versatile. Typical application circuits are shown in Figure 1-5 and Figure 1-6. Most low-end keyless entry transmitters are given a fixed identification code that is transmitted every time a button is pushed. The number of unique identification codes in a low-end system is usually a relatively small number. These shortcomings provide an opportunity for a sophisticated thief to create a device that ‘grabs’ a transmission and retransmits it later, or a device that quickly ‘scans’ all possible identification codes until the correct one is found. The rfHCS362G/362F, on the other hand, employs the K EE LOQ code hopping technology coupled with a trans- mission length of 66 bits to virtually eliminate the use of code ‘grabbing’ or code ‘scanning’. The high security level of the rfHCS362G/362F is based on patented technology. A block cipher based on a block length of 32 bits and a key length of 64 bits is used. The algo- rithm obscures the information in such a way that even if the transmission information (before coding) differs by only one bit from that of the previous transmission, the next coded transmission will be completely differ- ent. Statistically, if only one bit in the 32-bit string of information changes, approximately 50 percent of the coded transmission bits will change. FIGURE 1-1: ADDITIONAL BUTTON INPUTS Up to 7 button inputs can be implemented making them look like a binary value to the 3 Sx inputs. This is done with switching diodes as shown in Figure 1-1. The dis- advantage is that simultaneously pressed buttons now appear as if a single button is pressed. The rfHCS362G/362F has a small EEPROM array which must be loaded with several parameters before use. These are most often programmed by the manu- facturer at the time of production. The most important of these are:

• A 28-bit serial number, typically unique for every encoder
• An encryption key
• An initial 16-bit synchronization value
• A 16-bit configuration value The encryption key generation typically inputs the transmitter serial number and 64-bit manufacturer’s code into the key generation algorithm (Figure 1-2). The manufacturer’s code is chosen by the system manufacturer and must be carefully controlled as it is a pivotal part of the overall system security. The 16-bit synchronization counter is the basis behind the transmitted code word changing for each transmis- sion; it increments each time a button is pressed. Due to the code hopping algorithm’s complexity, each incre- ment of the synchronization value results in about 50% of the bits changing in the transmitted code word. VDD RFEN B4 B3 B2 B1 B0

DS41189A-page 6 Preliminary  2002 Microchip Technology Inc. FIGURE 1-3: BUILDING THE TRANSMITTED CODE WORD (ENCODER) FIGURE 1-4: BASIC OPERATION OF RECEIVER (DECODER) NOTE: Circled numbers indicate the order of execution. Button Press Information EEPROM Array

32 Bits

Encrypted DataSerial Number Transmitted Information Encryption Key Sync Counter Serial Number KEE LOQ Encryption Algorithm Button Press Information EEPROM Array Manufacturer Code 32 Bits of Encrypted DataSerial Number Received Information Decrypted Synchronization Counter Check for Match Sync Counter Serial Number KEE LOQ Decryption Algorithm Check for Match2 Perform Function Indicated by button press 5 Encryption Key

 2002 Microchip Technology Inc. Preliminary DS41189A-page 7 rfHCS362G/362F FIGURE 1-5: ASK EXAMPLE APPLICATIONS CIRCUIT

DS41189A-page 8 Preliminary  2002 Microchip Technology Inc. FIGURE 1-6: FSK EXAMPLE APPLICATIONS CIRCUIT

 2002 Microchip Technology Inc. Preliminary DS41189A-page 9 rfHCS362G/362F

2.0 DEVICE DESCRIPTION

The block diagram in Figure 2-1 shows the internal configuration with the top half representing the encoder and the bottom half the UHF transmitter. Note that con- nections between the encoder and transmitter are made external to the device for more versability. Typical application circuits are shown in Figure 1-5 and Figure 1-6. The rfHCS362G/362F requires only the addition of push button switches and few external com- ponents for use as a transmitter in your security appli- cation. See Table 2-1 for pinout description. Figure 2-2 shows the device I/O circuits. FIGURE 2-1: rfHCS362 BLOCK DIAGRAM VSS VDD Oscillator RESET Circuit LED Driver Controller Power Latching and Switching Button Input Port 32-bit Shift Register EncoderEEPROM DATA LED S3 S2 S1 S0 SHIFT PLL Driver RFEN RFEN IN Divide by 4 Mode Control Logic CLKOUT Power Amplifier (PA) Crystal Oscillator ANT2 ANT1 XTAL Phase Detector and Charge Pump Voltage Controlled Oscillator (VCO) Fixed Divide by 32 LF PS/DATAASK DATA FSK (1) FSK OUT (1) FSK Switch VDDRF VSSRF Note 1: rfHCS362F only.

DS41189A-page 10 Preliminary  2002 Microchip Technology Inc. TABLE 2-1: rfHCS362G/362F PINOUT DESCRIPTION Name SOIC Pin # SSOP Pin # I/O/P Type Description ANT1 10 11 O Antenna connection to differential power amplifier output, open collector. ANT2 9 10 O Antenna connection to differential power amplifier output, open collector. CLKOUT 6 7 O Clock output. DATA 17 19 I/O Encoder data output pin or serial programming. DATA FSK — 15 I FSK data input. FSK OUT — 16 O FSK crystal pulling output. LED /SHIFT 2 2 I/O Current limited LED driver. Input sampled before LED driven. LF 13 14 — External loop filter connection. Common node of charge pump output and VCO tuning input. PS/DATA ASK 7 8 I Power select and ASK data input. RFEN IN 5 6 I Transmitter and CLKOUT enable. Internal pull-down. S0 3 3 I Switch input 0 with internal pull-down. S1 4 4 I Switch input 1 with internal pull-down. S2 15 17 I Switch input 2 with internal pull-down or Schmitt Trigger clock input during serial programming. S3/RFEN 16 18 I/O Switch input 3 with internal pull-down or RF enable output as selected by RFEN option in configuration word SEED_3. V DD 1 1 P Positive supply for encoder VDDRF 8 9 P Positive supply for transmitter. VSS 18 20 P Ground reference for encoder VSSRF 11 12 P Ground reference for transmitter. XTAL 14 5 I Transmitter crystal connection to Colpitts type crystal oscillator. Legend: I = input, O = output, I/O = input/output, P = power

 2002 Microchip Technology Inc. Preliminary DS41189A-page 11 rfHCS362G/362F FIGURE 2-2: I/O CIRCUITS 2.1 Encoder Architectural Overview

2.1.1 ONBOARD EEPROM

The rfHCS362G/362F has an onboard nonvolatile EEPROM which is used to store user programmable data. The data can be programmed at the time of pro- duction and includes the security-related information such as encoder keys, serial numbers, discrimination and seed values. All the security related options are read protected. The rfHCS362G/362F has built-in protection against counter corruption. Before every EEPROM write, the internal circuitry also ensures that the high voltage required to write to the EEPROM is at an acceptable level.

2.1.2 INTERNAL RC OSCILLATOR

The rfHCS362G/362F has an onboard RC oscillator that controls all the logic output timing characteristics. The oscillator frequency varies within ±10% of the nominal value (once calibrated over a voltage range of 2V – 3.5V or 3.5V – 6.3V). All the timing values specified in this document are subject to the oscillator variation. FIGURE 2-3: TYPICAL rfHCS362G/362F NORMALIZED OSCILLATOR PERIOD VS. TEMPERATURE S0, S1, S2, RS Inputs VDD RFEN S3 Input/ RS RDATA DATA I/O LED output RL RH VDD DATA LEDHLEDL RFEN Output PFET NFET PFET NFETNFET SHIFT input SHIFT RFEN IN NFET FSK OUT OUTPUT ANT1, ANT2 outputs CLKOUT VDDRF PFET NFET PS/DATAASK VDDRF V PLL Lock 20 µA VDDRF V VCO 5 pF 200Ω 200Ω Change PumpLF RFEN IN input XTAL output PS DATA FSK input 0.94 1.10 1.08 1.06 1.04 1.02 1.00 0.98 0.96 0.92 0.90 VDD Legend = 2.0V = 3.0V = 6.0V Temperature °C -50-40-30-20-10 0 10 20 3040 50 6070 80 90 Note: Values are for calibrated oscillator

DS41189A-page 12 Preliminary  2002 Microchip Technology Inc.

2.1.3 LOW VOLTAGE DETECTOR

A low battery voltage detector onboard the rfHCS362G/ 362F can indicate when the operating voltage drops below a predetermined value. There are eight options available depending on the VLOW[0..2] configuration options. The options provided are: FIGURE 2-4: rfHCS362 V LOW DETECTOR (TYPICAL) FIGURE 2-5: rfHCS362 V LOW DETECTOR (TYPICAL) The output of the low voltage detector is transmitted in each code word, so the decoder can give an indication to the user that the transmitter battery is low. Operation of the LED changes as well to further indicate that the battery is low and needs replacing. 000-2 . 0 V 100-4 . 0 V 001-2 . 1 V 101-4 . 2 V 010-2 . 2 V 110-4 . 4 V 011-2 . 3 V 111-4 . 6 V 1.5 1.7 1.9 2.1 2.3 2.5 2.7 -40 -25 -10 5 20 35 50 65 80 VDD (V) Temperature (°C) VLOW Option ◆ = 000 ■ = 001 ▲ = 010 ✖ = 011 VDD (V) Temperature (°C) 3.5 3.7 3.9 4.1 4.3 4.5 4.7 4.9 5.1 5.3 5.5 -40 -25 -10 5 20 35 50 65 80 VLOW Option ◆ = 100 ■ = 101 ▲ = 110 ✖ = 111

 2002 Microchip Technology Inc. Preliminary DS41189A-page 13 rfHCS362G/362F

3.0 ENCODER OPERATION

The rfHCS362G/362F will wake-up upon detecting a switch closure and then delay for switch debounce (Figure 3-1). The synchronization information, fixed information and switch information will be encrypted to form the hopping code. The encrypted or hopping code portion of the transmission will change every time a button is pressed, even if the same button is pushed again. Keeping a button pressed for a long time will result in the same code word being transmitted until the button is released or time-out occurs. The time-out time can be selected with the time-out TIMOUT[0..1]) configuration option. This option allows the time-out to be disabled or set to 0.8 s, 3.2 s or 25.6 s. When a time-out occurs, the device will go into SLEEP mode to protect the battery from draining when a button gets stuck. If in the transmit process, and a new button is pressed, the current code word will be aborted. A new code word will be transmitted and the time-out counter will RESET. If all the buttons are released, the minimum code words will be completed. The minimum code words can be set to 1, 2, 4 or 8 using the Minimum Code Words MTX[0..1]) configuration option. If the time for trans- mitting the minimum code words is longer than the time-out time, the device will not complete the minimum code words. A code that has been transmitted will not occur again for more than 64K transmissions. This will provide more than 18 years of typical use before a code is repeated based on 10 operations per day. Overflow information programmed into the encoder can be used by the decoder to extend the number of unique trans- missions to more than 192K. FIGURE 3-1: BASIC FLOW DIAGRAM OF THE DEVICE OPERATION Note: If multiple buttons are pressed and one is released, it will not have any effect on the code word. If no buttons remain pressed the minimum code words will be completed and the power-down will occur. START Sample Buttons Increment Seed Time-out Encrypt No No Yes Get Config. TX? Counter Transmit MTX No Buttons Seed Time Read Seed STOP Yes Yes No Yes No No Yes YesYes Seed Button No New Buttons NoNo

DS41189A-page 14 Preliminary  2002 Microchip Technology Inc.

3.1 Transmission Modulation Format

The rfHCS362 transmission is made up of several code words. Each code word consists of a preamble, a header and data (see Figure 3-2). The code words are separated by a Guard Time that can be set to 0 ms, 6.4 ms, 25.6 ms or 76.8 ms with the Guard Time Select ( GUARD[0..1]) configuration option. All other timing specifications for the modulation formats are based on a basic timing element (TE). This Timing Element can be set to 100 µs, 200 µs, 400 µs or 800 µs with the Baud Rate Select (BSEL[0..1]) configuration option. The Header Time can be set to 3T E or 10 TE with the Header Select (HEADER) config- uration option. There are two different modulation formats available on the rfHCS362 that can be set using the Modulation Select (MOD) configuration option:

• Pulse Width Modulation (PWM)
• Manchester Encoding Modulation formats are shown in Figure 3-3 and Figure 3-4. Code word data formats are shown in Figure 3-6. FIGURE 3-2: CODE WORD TRANSMISSION SEQUENCE FIGURE 3-3: PULSE WIDTH MODULATION TRANSMISSION FORMAT FIGURE 3-4: MANCHESTER TRANSMISSION FORMAT Header Encrypt Fixed Guard

1 CODE WORD

Preamble EncryptPreamble Header LOGIC "1" Guard Time

31 TE Encrypted

LOGIC "0" Preamble 3/10 Header TE TE TE TE 1 16 TBP GuardPreamble Header Encrypted Fixed Code 1 2 START bit STOP bit TimePortion Portion bit 0 bit 1 bit 2 LOGIC "0" LOGIC "1" TE TE TBP

 2002 Microchip Technology Inc. Preliminary DS41189A-page 15 rfHCS362G/362F

3.1.1 CODE HOPPING DATA

The hopping portion is calculated by encrypting the counter, discrimination value and function code with the Encoder Key (KEY). The counter is 16 bits wide. The discrimination value is 10 bits wide. There are 2 counter overflow bits (OVR) that are cleared when the counter wraps to 0. The rest of the 32 bits are made up of the function code also known as the button inputs.

3.1.2 FIXED CODE DATA

The 32 bits of fixed code consist of 28 bits of the serial number (SER) and another copy of the function code. This can be changed to contain the whole 32-bit serial number with the Extended Serial Number (XSER) con- figuration option.

3.1.3 MINIMUM CODE WORDS

MTX[0..1] configuration bits selects the minimum number of code words that will be transmitted. If the button is released after 1.6 s (or greater) and MTX code words have been transmitted, the code word being transmitted will be terminated. The possible values are: 00 - 1 01 - 2 10 - 4 11 - 8

3.1.4 STATUS INFORMATION

The status bits will always contain the output of the Low Voltage detector (V LOW ), the Cyclic Redundancy Check (CRC) bits (or TIME bits depending on CTSEL) and the Button Queue information.

3.1.4.1 Low Voltage Detector Status (VLOW )

The output of the low voltage detector is transmitted with each code word. If VDD drops below the selected voltage, a logic ‘1’ will be transmitted. The output of the detector is sampled before each code word is transmit- ted.

3.1.4.2 Button Queue Information (QUEUE)

The queue bits indicate a button combination was pressed again within 2 s after releasing the previous activation. Queuing or repeated pressing of the same buttons (or button combination) is detected by the rfHCS362 button debouncing circuitry. The Queue bits are added as the last two bits of the standard code word. The queue bits are a 2-bit counter that does not wrap. The counter value starts at ‘ 00b’ and is incremented if a button is pushed within 2 s of the previous button press. The current code word is ter- minated when the buttons are queued. This allows additional functionality for repeated button presses. The button inputs are sampled every 6.4 ms during this 2 s period. 00 - first activation 01 - second activation 10 - third activation 11 - from fourth activation on

3.1.4.3 Time BITS

The time bits (Figure 3-5) indicate the duration that the inputs were activated: 00 - immediate 01 - after 0.8 s 10 - after 1.6 s 11 - after 2.4 s The TIME bits are incremented every 0.8 s and will not wrap once it reaches ‘11’. Time information is alternative to the CRC bits availabil- ity and is selected by the CTSEL configuration bit. FIGURE 3-5: TIME BITS OPERATION TTD Time DATA = One Code Word Time bits = 00 Time bits set internally to 01 Time bits actually output Time bits set internally to 10 Time bits actually output 0 s 0.8 s 1.6 s 2.4 s S[3210]

DS41189A-page 16 Preliminary  2002 Microchip Technology Inc.

3.1.4.4 Cyclic Redundancy Check (CRC)

The CRC bits are calculated on the 65 previously trans- mitted bits. The decoder can use the CRC bits to check the data integrity before processing starts. The CRC can detect all single bit errors and 66% of double bit errors. The CRC is computed as follows: EQUATION 3-1: CRC Calculation and with and Din the nth transmission bit 0 ≤ n ≤ 64 CRC 1[] n1+ CRC 0[] n Din⊕= CRC 0[] n1+ CRC 0[] n Din⊕() CRC 1[] n⊕= CRC 1 0,[] 0 0= Warning: The CRC may be wrong when the battery voltage is near the selected VLOW trip point. This may happen because VLOW is sam- pled twice each transmission, once for the CRC calculation and once when VLOW is transmitted. VDD tends to move slightly dur- ing a transmission which could lead to a dif- ferent value for VLOW being used for the CRC calculation and the transmission. Work around: If the CRC is incorrect, recalculate for the opposite value of VLOW .

 2002 Microchip Technology Inc. Preliminary DS41189A-page 17 rfHCS362G/362F FIGURE 3-6: CODE WORD DATA FORMAT Transmission Direction LSB First Fixed Portion (32 bits) QUE 2 bits CRC 2 bits VLOW 1-bit SERIAL NUMBER (32 bits) Q1 Q0 C1 C0 BUT 4 bits Counter Overflow 2 bits DISC 10 bits Synchronization 16 bits Counter 15 0 S2 S1 S0 S3 OVR1 OVR0 Encrypted Portion (32 bits) With XSER = 1, CTSEL = 0 Status Information (5 bits) Fixed Portion (32 bits) QUE 2 bits TIME 2 bits VLOW 1-bit SERIAL NUMBER (28 bits) Q1 Q0 T1 T0 S2 S1 S0 S3 With XSER = 1, CTSEL = 1 Status Information (5 bits) BUT 4 bits BUT 4 bits Counter Overflow 2 bits DISC 10 bits Synchronization 16 bits Counter 15 0 S2 S1 S0 S3 OVR1 OVR0 Encrypted Portion (32 bits) Fixed Code Portion (32 bits) QUE 2 bits CRC 2 bits VLOW 1-bit SERIAL NUMBER (28 bits) Q1 Q0 C1 C0 S2 S1 S0 S3 Status Information (5 bits) BUT 4 bits BUT 4 bits Counter Overflow 2 bits DISC 10 bits Synchronization 16 bits Counter 15 0 S2 S1 S0 S3 OVR1 OVR0 Encrypted Portion (32 bits) With XSER = 0, CTSEL = 0 Fixed Portion (32 bits) QUE 2 bits TIME 2 bits VLOW 1-bit SERIAL NUMBER (32 bits) Q1 Q0 T1 T0 BUT 4 bits Counter Overflow 2 bits DISC 10 bits Synchronization 16 bits Counter 15 0 S2 S1 S0 S3 OVR1 OVR0 Encrypted Portion (32 bits)Status Information (5 bits) With XSER = 0, CTSEL = 1

DS41189A-page 18 Preliminary  2002 Microchip Technology Inc.

3.2 LED Output

The LED pin will be driven LOW periodically while the rfHCS362 is transmitting data to power an external LED. The duty cycle (T LEDON /TLEDOFF ) can be selected between two possible values by the configuration option (LED). FIGURE 3-7: LED OPERATION (LED = 1) The same configuration option determines whether when the V DD Voltage drops below the selected VLOW trip point the LED will blink only once or stop blinking. FIGURE 3-8: LED OPERATION (LED = 0)

3.3 Dual Encoder Operation

The rfHCS362G/362F contains two encryption keys (for example derived from two different Manufacturer’s Codes), but only one Serial Number, one set of Dis- crimination bits, one 16-bit Synchronization Counter and a single 60-bit Seed value. For this reason the rfHCS362G/362F can be used as an encoder in multi- ple (two) applications as far as they share the same configuration: transmission format, baud rate, header and guard settings. The SHIFT input pin (multiplexed with the LED output) is used to select between the two encryption keys. A logic 1 on the SHIFT input pin selects the first encryp- tion key. A logic 0 on the SHIFT input pin will select the second encryption key. FIGURE 3-9: USING DUAL ENCODER OPERATION Note: When the rfHCS362 encoder is used as a Dual Encoder the LED pin is used as a SHIFT input (Figure 3-9). In such a configuration the LED is always ON during transmission. To keep power consumption low, it is recommended to use a series resistor of relatively high value. V LOW information is not available when using the second Encryption Key. S[3210] LED VDD > VLOW TLEDON = 25 ms TLEDOFF LED VDD < VLOW TLEDON TLEDOFF = 500 ms LED VDD < VLOW S[3210] LED VDD > VLOW TLEDON TLEDOFF TLEDON = 200 ms TLEDOFF = 800 ms VDD VDD DATA VSS SHIFT 1 kΩ LED /SHIFT

 2002 Microchip Technology Inc. Preliminary DS41189A-page 19 rfHCS362G/362F FIGURE 3-10: SEED CODE WORD FORMAT

3.4 Seed Code Word Data Format

A seed transmission transmits a unencrypted code word that consists of 60 bits of fixed data that is stored in the EEPROM. This can be used for secure learning of encoders or whenever a fixed code transmission is required. The seed code word further contains the function code and the status information (V LOW , CRC and QUEUE) as configured for normal code hopping code words. The seed code word format is shown in Figure 3-10. The function code for seed code words is always ‘ 1111b’. Seed code words can be configured as follows:

• Enabled permanently.
• Disabled permanently.
• Enabled until the synchronization counter is greater than 7Fh, this configuration is often referred to as Limited Seed.
• The time before the seed code word is transmitted can be set to 1.6 s or 3.2 s, this configuration is often referred to as Delayed Seed. When this option is selected, the rfHCS362 will transmit a code hopping code word for 1.6 s or 3.2 s, before the seed code word is transmitted.

3.4.1 SEED OPTIONS

The button combination (S[3210]) for transmitting a Seed code word can be selected with the Seed and SeedC ( SEED[0..1] and SEEDC) configuration options as shown in Table 3-1 and Table 3-2: TABLE 3-1: SEED OPTIONS (SEEDC = 0) TABLE 3-2: SEED OPTIONS (SEEDC = 1) Example A): Selecting SEEDC = 1 and SEED = 11: makes SEED transmission available every time the combination of buttons S3 and S0 is pressed simulta- neously, but Delayed Seed mode is not available. Example B): Selecting SEEDC = 0 and SEED = 01: makes SEED transmission available only for a limited time (only up to 128 times). The combination of buttons S2 and S0 produces an immediate transmission of the SEED code. Pressing and holding for more than 1.6 seconds the S0 button alone produces the SEED code word transmission (Delayed Seed). Transmission Direction LSB First Fixed Portion QUE (2 bits) CRC (2 bits) VLOW (1-bit) SEED With QUEN = 1 BUT (4 bits) (9 bits) SEED Code (60 bits) Q1 Q0 C1 C0 11 1 1 Seed 1.6 s Delayed Seed SEED S[3210] S[3210] 00 - - 01 0101* 0001* 10 0101 0001 11 0101 - Note: *Limited Seed Seed 3.2 s Delayed Seed SEED S[3210] S[3210] 00 - - 01 1001* 0011* 10 1001 0011 11 1001 - Note: *Limited Seed

DS41189A-page 20 Preliminary  2002 Microchip Technology Inc.

3.5 RF Enable and Transmitter Interface

The S3/RFEN OUT pin of the rfHCS362 can be config- ured to function as an RF Enable output signal. This is selected by the RF Enable Output (RFEN) configura- tion option as described in Section 4.5.13. When enabled, this pin will be driven HIGH before data is transmitted through the DATA pin. The RFEN OUT and DATA pins are synchronized to interface with the transmitter. Figure 3-11 shows the start-up sequence. A button is debounced and the EEPROM counter advanced during the power-up delay PU ). Then the RFENOUT pin goes high to enable the transmitter. The DATA output is delayed to give the transmitter crystal oscillator and PLL time to startup (TPLL). The RFENOUT signal will go LOW one guard time after the end of the last code word. When the RF Enable output is selected, the S3 pin can still be used as a button input. However, only minimum code words will be transmitted. An alternative solution for more than three push buttons can be the switching diode circuit described in Section 1.2. In typical implementations of the rfHCS362G/362F, the encoder RFEN OUT pin is connected to the transmitter RFEN IN pin. FIGURE 3-11: PLL INTERFACE S[3210] RFEN OUT DATA TPLL Guard Time 1st CODE WORD TG Button Press Button Release 2nd CODE WORD TPU

 2002 Microchip Technology Inc. Preliminary DS41189A-page 21 rfHCS362G/362F

4.0 EEPROM MEMORY

The rfHCS362G/362F contains 288 bits (18 x 16-bit words) of EEPROM memory (Table 4-1). This EEPROM array is used to store the encryption key information and synchronization value. Further descriptions of the memory array is given in the follow- ing sections. TABLE 4-1: EEPROM MEMORY MAP

4.1 KEY_0 - KEY_3

(64-bit Encryption Key) The 64-bit encryption key is used to create the encrypted message. This key is calculated and pro- grammed during production using a key generation algorithm. The key generation algorithm may be differ- ent from the K EE LOQ algorithm. Inputs to the key gen- eration algorithm are typically the transmitter’s serial number and the 64-bit manufacturer’s code. While the key generation algorithm supplied from Microchip is the typical method used, a user may elect to create their own method of key generation.

4.2 SYNC (Synchronization Counter)

This is the 16-bit synchronization value that is used to create the hopping code for transmission. This value will be incremented after every transmission.

4.3 SEED_0, SEED_1, SEED_2,

and SEED 3 (Seed Word) This is the four word (60 bits) seed code that will be transmitted when seed transmission is selected. This allows the system designer to implement the secure learn feature or use this fixed code word as part of a dif- ferent key generation/tracking process or purely as a fixed code transmission.

4.4 SERIAL_0, SERIAL_1

(Encoder Serial Number) SERIAL_0 and SERIAL_1 are the lower and upper words of the device serial number, respectively. There are 32 bits allocated for the serial number and a select- able configuration bit determines whether 32 or 28 bits will be transmitted. The serial number is meant to be unique for every transmitter. Word Address Field Description KEY1_064-bit Encryption Key1 (Word 0) LSB

1 KEY1_164-bit Encryption Key1

(Word 1)

2 KEY1_264-bit Encryption Key1

(Word 2)

3 KEY1_364-bit Encryption Key1

(Word 3) MSB

4 KEY2_064-bit Encryption Key2

(Word 0) LSB

5 KEY2_164-bit Encryption Key2

(Word 1)

6 KEY2_264-bit Encryption Key2

(Word 2)

7 KEY2_364-bit Encryption Key2

(Word 3) MSB

8 SEED_0Seed value (Word 0)

9 SEED_1Seed value (Word 1)

10 SEED_2Seed value (Word 2)

11 SEED_3Seed value (Word 3)

12 CONFIG_0Configuration Word

(Word 0)

13 CONFIG_1Configuration Word

(Word 1)

14 SERIAL_0Serial Number

(Word 0) LSB

15 SERIAL_1Serial Number

(Word 1) MSB

16 SYNCSynchronization counter

17 RES Reserved – Set to zero

Note: Upper four Significant bits of SEED_3 con- tains extra configuration information (see Table 4-5).

DS41189A-page 22 Preliminary  2002 Microchip Technology Inc. TABLE 4-2: CONFIG_0

4.5 Configuration Words

There are 36 configuration bits stored in the EEPROM array. They are used by the device to determine trans- mission speed, format, delays and Guard times. They are grouped in three Configuration Words: CONFIG_0, CONFIG_1 and the upper nybble of the SEED_3 word. A description of each of the bits follows this section.

4.5.1 OSC

The internal oscillator can be tuned to ±10%. (0000 selects the nominal value, 1000 the fastest value and 0111 the slowest). When programming the device, it is the programmer’s responsibility to determine the opti- mal calibration value. 4.5.2 VLOW[0..2] The low voltage threshold can be programmed to be any of the values shown in Table 4-2. 4.5.3 BSEL[0..1] The basic timing element TE, determines the actual transmission Baud Rate. This translates to different code word lengths depending on the encoding format selected (Manchester or PWM), the Header length selection and the Guard time selection, from approxi- mately 40 ms up to 220 ms. Refer to Table 4-2 for bit rate configuration. Refer to Figure 10-3 through Figure 10-6 for code word timing. 4.5.4 MTX[0..1] MTX selects the minimum number of code words that will be transmitted. A minimum of 1, 2, 4 or 8 code words will be transmitted. Bit Address Field Description Values

0 OSC_0 Oscillator adjust 0000 - nominal

0111 - slowest1 OSC_1

2 OSC_2

3 OSC_3

4 VLOW_0 VLOW select nominal values

5 VLOW_1 000 - 2.0V 001 - 2.1V 010 - 2.2V 011 - 2.3V 100 - 4.0V 101 - 4.2V 110 - 4.4V 111 - 4.6V

6 VLOW_2

7 BSEL_0 Bit rate select 00 - TE = 100 µs

01 - TE = 200 µs 10 - TE = 400 µs 11 - TE = 800 µs

8 BSEL_1

9 MTX_0Minimum number of code

10 MTX_1

11 GUARD_0Guard time select 00 - 0 ms (1 TE)

01 - 6.4 ms + 2 TE 10 - 25.6 ms + 2 TE 11 - 76.8 ms + 2 TE

12 GUARD_1

13 TIMOUT_0Time-out select 00 - No Time-out

01 - 0.8 s to 0.8 s + 1 code word 10 - 3.2 s to 3.2 s + 1 code word 11 - 25.6 s to 25.6 s + 1 code word

14 TIMOUT_1

15 CTSEL CTSEL 0 = TIME bits

1 = CRC bits Note: If MTX and BSEL settings in combination require a transmission sequence to exceed the TIMOUT setting, TIMOUT will take priority.

 2002 Microchip Technology Inc. Preliminary DS41189A-page 23 rfHCS362G/362F TABLE 4-3: CONFIG_1

4.5.5 GUARD

The Guard time between code words can be set to 0 ms, 6.4 ms, 25.6 ms and 76.8 ms. If during a series of code words, the output changes from Hopping Code to Seed the Guard time will increase by 3 x TE. 4.5.6 TIMOUT[0..1] The transmission time-out can be set to 0.8 s, 3.2 s, 25.6 s or no time-out. After the time-out period, the encoder will stop transmission and enter a low power Shutdown mode. 4.5.7 DISC[0..9] The discrimination bits are used to validate the decrypted code word. The discrimination value is typi- cally programmed with the 10 Least Significant bits of the serial number or a fixed value. 4.5.8 OVR[0..1] The automatically incrementing synchronization counter is at the core of generating the varying code. Since the counter is limited to 16 bits, it overflows after 65536 increments, after which the code hopping sequence repeats. In practice, this allows 20+ opera- tions per day for ten years before repeating the sequence. In addition, two overflow bits allow the sequence to be extended further. The feature is enabled by setting to logical “1” the two overflow bits OVL0 and OVL1. The overflow bits form part of the encrypted transmission, and therefore can be exam- ined by receiver firmware. Table 4-4 shows how the overflow bits act when they are set to one during initial device configuration. TABLE 4-4: As can be seen from the table, the counter is effectively extended by one bit, that is OVL0. In addition, OVL1 provides indication of the second counter overflow. After the second overflow, OVL0 and OVL1 remain zero, providing permanent evidence of the first and second overflow events. Bit Address Field Description Values DISC_0 Discrimination bits DISC[9:0]

1 DISC_1

2 DISC_2

8 DISC_8

9 DISC_9

10 OVR_0 Overflow OVR[1:0]

11 OVR_1

12 XSER Extended Serial Number 0 - Disable

13 SEEDC Seed Control 0 = Seed transmission on:

S[3210] = 0001 (delay 1.6 s) S[3210] = 0101 (immediate) 1 = Seed transmission on: S[3210] = 0011 (delay 3.2 s) S[3210] = 1001 (immediate)

14 SEED_0 Seed options 00 - No Seed

01 - Limited Seed (Permanent and Delayed) 10 - Permanent and Delayed Seed 11 - Permanent Seed only

15 SEED_1

Sync. Counter OVL0 OVL1 No overflow 0-FFFFH First overflow 2nd 0-FFFFH Second overflow Third 0-FFFFH Subsequent overflows 0 0

DS41189A-page 24 Preliminary  2002 Microchip Technology Inc.

4.5.9 XSER

If XSER is enabled a 32-bit serial number is transmit- ted. If XSER is disabled a 28-bit serial number and a 4-bit function code are transmitted. 4.5.10 SEED[0..1] The seed value which is transmitted on key combina- tions (0011) and (1001) can be disabled, enabled or enabled for a limited number of transmissions deter- mined by the initial counter value. In limited Seed mode, the device will output the seed if the sync counter (Section 4.2) is from 00hex to 7Fhex. For a counter higher than 7F, a normal hopping code will be output.

4.5.11 SEEDC

SEEDC selects between seed transmission on 0001 and 0101 (SEEDC = 0) and 0011 and 1001 (SEEDC = 1). The delay before seed transmission is 1.6 s for (SEEDC = 0) and 3.2 s for (SEEDC = 1). TABLE 4-5: SEED_3 Note: Whenever a SEED code word is output, the 4 function bits (Figure 3-10) will be set to all ones [1,1,1,1]. Bit Address Field Description Values

0 SEED_48Seed Most Significant word—

1 SEED_49

2 SEED_50

9 SEED_57

10 SEED_58

11 SEED_59

12 LED LED output timing 0 = VBOT >VLOW

VBOT <V LOW LED not blinking 1 = VBOT >VLOW LED blink 25/500 ms VBOT <VLOW LED blink once

13 MOD Modulation Format 0 = PWM

1 = MANCHESTER

14 RFEN RF Enable/S3 multiplexing0 - Enabled

(S3 only sensed 2 seconds after the last but- ton is released) 1 - Disabled (S3 same as other S inputs)

15 HEADER PWM Header Length 0 = short Header, TH = 3 x TE

1 = standard Header, TH = 10 x TE

 2002 Microchip Technology Inc. Preliminary DS41189A-page 25 rfHCS362G/362F

4.5.12 HEADER

When PWM mode is selected the header length (low time between preamble and data bits start) can be set to 10 x TE or 3 x TE. The 10 x TE mode is recommended for compatibility with previous KEE LOQ encoder mod- els. In Manchester mode, the header length is fixed and set to 4 x TE.

4.5.13 RFEN

RFEN selects whether the RFEN output is enabled or disabled. If enabled, S3 is only sampled 2 s after the last button is released and at the start of the first trans- mission. If disabled S3 functions the same as the other S inputs. For typical implementation of the rfHCS362G/ 362F the RFEN bit = 0.

4.6 SYNCHRONOUS MODE

In Synchronous mode, the code word can be clocked out on DATA using S2 as a clock. To enter Synchro- nous mode, S2 must be taken HIGH and then DATA and S0 or S1 are taken HIGH. After Synchronous mode is entered, DATA and S2 must be taken LOW. The data is clocked out on DATA on every falling edge of S2. Auto-shutoff timer is not disabled in Synchronous mode. Refer to Figure 4-1 and Figure 4-2. FIGURE 4-1: SYNCHRONOUS TRANSMISSION MODE FIGURE 4-2: CODE WORD ORGANIZATION (SYNCHRONOUS TRANSMISSION MODE) “01,10,11” DATA S0 or S1 TPS TPH 1 TPH 2 t = 50ms Preamble Header Data RFEN TRFON 35 pulses on S2 QUEUE (2 bits) CRC (2 bits) Vlow (1-bit) Button Status S2 S1 S0 S3 Serial Number (28 bits) Button Status S2 S1 S0 S3 DISC+ OVR (12 bits) Sync Counter (16 bits)

69 Data bits

LSb first. LSbMSb Fixed Portion Encrypted Portion

DS41189A-page 26 Preliminary  2002 Microchip Technology Inc. NOTES:

 2002 Microchip Technology Inc. Preliminary DS41189A-page 27 rfHCS362G/362F

5.0 PROGRAMMING THE

When using the rfHCS362G/362F in a system, the user will have to program some parameters into the device, including the serial number and the secret key before it can be used. The programming cycle allows the user to input all 288 bits in a serial data stream, which are then stored internally in EEPROM. Programming will be initiated by forcing the DATA line HIGH, after the S2 line has been held HIGH for the appropriate length of time (Table 10-3 and Figure 5-1). After the Program mode is entered, a delay must be provided to the device for the automatic bulk write cycle to complete. This will write all locations in the EEPROM to an all zeros pattern includ- ing the OSC calibration bits. The device can then be programmed by clocking in 16 bits at a time, using S2 as the clock line and DATA as the data in-line. After each 16-bit word is loaded, a pro- gramming delay is required for the internal program cycle to complete. This delay can take up to Twc. At the end of the programming cycle, the device can be veri- fied (Figure 5-2) by reading back the EEPROM. Read- ing is done by clocking the S2 line and reading the data bits on DATA. For security reasons, it is not possible to execute a Verify function without first programming the EEPROM. A Verify operation can only be done once, immediately following the Program cycle. FIGURE 5-1: PROGRAMMING WAVEFORMS FIGURE 5-2: VERIFY WAVEFORMS Note: To ensure that the device does not accidentally enter Programming mode, DATA should never be pulled high by the circuit connected to it. Special care should be taken when driving circuits other than the RFEN IN. DATA Enter Program Mode (Data) (Clock) Note 1: Unused button inputs to be held to ground during the entire programming sequence. Bit 0 Bit 1 Bit 2 Bit 3 Bit 14 Bit 15 Bit 16 Bit 17 TPH 1 TPBW TPS Repeat for each word (18 times) TPH 2 TCLKH TCLKL TWCTDS S2 (S3) Data for Word 0 (KEY_0) Data for Word 1 TDH 2: The VDD pin must be taken to ground after a Program/Verify cycle. DATA (Clock) (Data) Note: If a Verify operation is to be done, then it must immediately follow the Program cycle. End of Programming Cycle Beginning of Verify Cycle Bit 1 Bit 2 Bit 3 Bit 15 Bit 14 Bit 16 Bit 17 Bit286 Bit287 TWC Data from Word 0 TDV S2 (S3) Bit 0Bit287Bit286

DS41189A-page 28 Preliminary  2002 Microchip Technology Inc. NOTES:

 2002 Microchip Technology Inc. Preliminary DS41189A-page 29 rfHCS362G/362F

6.0 UHF ASK/FSK TRANSMITTER

6.1 Transmitter Operation

The transmitter is a fully integrated UHF ASK/FSK transmitter consisting of crystal oscillator, Phase- Locked Loop (PLL), open-collector differential-output Power Amplifier (PA), and mode control logic. External components consist of bypass capacitors, crystal, and PLL loop filter. The rfHCS362G is capable of Amplitude Shift Keying (ASK) modulation. The rfHCS362F is capable of ASK or Frequency Shift Keying (FSK) mod- ulation by employing an internal FSK switch to pull the transmitter crystal via a second load capacitor. Figure 2-1 shows the internal structure of the transmit- ter. Transmitter connections are independent from the encoder to provide for maximum design flexibility. Example application circuits for ASK or FSK modula- tion are presented in Section 1.2. The rfHCS362G/362F are radio frequency (RF) emit- ting devices. Wireless RF devices are governed by a country’s regulating agency. For example, in the United States it is the Federal Communications Committee (FCC) and in Europe it is the European Conference of Postal and Telecommunications Administrations (CEPT). It is the responsibility of the designer to ensure that their end product conforms to rules and regulations of the country of use and/or sale.

6.2 Supply Voltage (VDDRF , VSSRF )

Pins VDDRF and V SSRF supply power and ground respectively to the transmitter. These power pins are separate from power supply pins V DD and VSS to the encoder.

6.3 Crystal Oscillator

The transmitter crystal oscillator is a Colpitts oscillator that provides the reference frequency to the PLL. It is independent from the encoder oscillator. An external crystal or AC coupled reference signal is connected to the XTAL pin. The transmit frequency is fixed and determined by the crystal frequency according to the formula: Due to the flexible selection of transmit frequency, the resulting crystal frequency may not be a standard off- the-shelf value. Therefore, for some carrier frequencies the designer will have to consult a crystal manufacturer and have a custom crystal manufactured. Crystal parameters are listed in Table 6-1. For background information on crystal selection see Application Note AN588, PICmicro ® Microcontroller Oscillator Design Guide, and AN826 Crystal Oscillator Basics and Crys- tal Selection for rfPIC™ and PICmicro ® Devices. The crystal oscillator start time (ton) is listed in Table 10-7, Transmitter AC Characteristics. TABLE 6-1: CRYSTAL PARAMETERS RF devices require correct board level implementa- tion in order to meet regulatory requirements. Layout considerations are listed at the end of each subsec- tion. It is best to place a ground plane on the PCB to reduce radio frequency emissions and cross talk. Layout Considerations - Provide low impedance power and ground traces to minimize spurious emis- sions. A two-sided PCB with a ground plane on the bottom layer is highly recommended. Separate bypass capacitors should be connected as close as possible to each of the supply pins V DD and VDDRF . Connect VSS and VSSRF to the ground plane using separate PCB vias. Do not share a PCB via with mul- tiple ground traces. 32×= XTALtransmit ff Sym Characteristic Min Max Units Conditions fXTAL Crystal Frequency 9.69 15 MHz Parallel Resonant Mode C L Load Capacitance 10 15 pF C O Shunt Capacitance —7 p F ESR Equivalent Series Resistance — 60 Ω These values are for design guidance only.

DS41189A-page 30 Preliminary  2002 Microchip Technology Inc.

6.3.1 CRYSTAL OSCILLATOR ASK

The rfHCS362G/362F crystal oscillator can be config- ured for ASK operation. Figure 6-1 shows an example ASK circuit. Capacitor C1 trims the crystal load capacitance to the desired circuit load capacitance and places the crystal on the desired frequency. FIGURE 6-1: EXAMPLE ASK EXTERNAL CRYSTAL CIRCUIT TABLE 6-2: XTAL OSC APPROXIMATE FREQ. VS. CAPACITANCE (ASK MODE) (1) XTA L rfHCS362G/ 362F C1 Predicted Frequency (MHz) PPM from 13.55 MHz Transmit Frequency (MHz) (32 * fXTAL ) 22 pF 13.551438 +106 433.646 39 pF 13.550563 +42 433.618 100 pF 13.549844 -12 433.595 150 pF 13.549672 -24 433.5895 470 pF 13.549548 -33 433.5856 1000 pF 13.549344 -48 433.579 Note 1: Standard Operating Conditions (unless otherwise stated) T A = 25°C, RFEN = 1, VDDRF = 3V, fXTAL = 13.55 MHz

 2002 Microchip Technology Inc. Preliminary DS41189A-page 31 rfHCS362G/362F

6.3.2 CRYSTAL OSCILLATOR FSK

The rfHCS362F crystal oscillator can be configured for FSK operation. Figure 6-2 shows an example FSK cir- cuit. Capacitors C1 and C2 achieve FSK modulation by pulling the crystal. When DATAFSK = 1, FSKOUT is high-impedance effectively coupling only capacitor C1 to the crystal and the resulting transmit frequency equals fMAX . When DATA FSK = 0, FSKOUT is grounded to VSSRF and will parallel capacitor C2 with C1. The resulting transmit frequency will equal fMIN . Selecting the appropriate values for C1 and C2 sets the center frequency and frequency deviation. Capacitor C1 sets f MAX and capacitors C1 and C2 in parallel set fMIN . The graph in Figure 6-3 illustrates this relation- ship. The transmit center frequency fC is defined as: The frequency deviation of the transmit frequency is defined as: TABLE 6-3: TYPICAL TRANSMIT CENTER FREQUENCY AND FREQUENCY DEVIATION (FSK MODE) (1) FIGURE 6-2: EXAMPLE FSK EXTERNAL CRYSTAL CIRCUIT FIGURE 6-3: LOAD CAPACITANCE VERSUS CHANGE IN TRANSMITTED FREQUENCY Layout considerations - Avoid parallel traces in order to reduce circuit stray capacitance. Keep traces as short as possible. Isolate components to prevent cou- pling. Use ground traces to isolate signals. minmax fffc minmax fff −=Δ C2 = 1000 pF C2 = 100 pF C2 = 47 pF C1 (pF) Freq (MHz) / Dev (kHz) Freq (MHz) / Dev (kHz) Freq (MHz) / Dev (kHz) 22 433.612 / 34 433.619 / 27 433.625 / 21 33 433.604 / 25 433.610 / 19 433.614 / 14 39 433.598 / 20 433.604 / 14 433.608 / 10 47 433.596 / 17 433.601 / 11.5 433.604 / 8 68 433.593 / 13 433.598 / 9 433.600 / 5.5 100 433.587 / 8 —— Note 1: Standard Operating Conditions (unless otherwise stated) T A = 25°C, RFEN = 1, VDDRF = 3V, fXTAL = 13.55 MHz XTAL rfHCS362F FSKOUT Frequency (MHz) Fmax Fmin C1 C1||C2 DATA FSK = 1DATA FSK = 0 Load Capacitance (pF)

DS41189A-page 32 Preliminary  2002 Microchip Technology Inc.

6.4 Clock Output (CLKOUT)

The crystal oscillator feeds a divide-by-four circuit that provides a clock output at the CLKOUT pin. CLKOUT is slew-rate limited in order to keep spurious signal emissions as low as possible. The voltage swing CLKOUT ) depends on the capacitive loading (CLOAD ) on the CLKOUT pin (2 VPP at 5 pF).

6.5 Phase-Locked Loop (PLL)

The PLL consists of a Phase-frequency Detector (PFD), charge pump, Voltage-controlled Oscillator (VCO), and fixed divide-by-32 divider. An external loop filter is connected to pin LF. The loop filter controls the dynamic behavior of the PLL, primarily lock time and spur levels. The application determines the loop filter requirements. The rfHCS362 employs a charge pump PLL that offers many advantages over the classical voltage phase detector PLL: infinite pull-in range and zero steady state phase error. The charge pump PLL allows the use of passive loop filters that are lower cost and minimize noise. Charge pump PLLs have reduced flicker noise thus limiting phase noise. Many of the classical texts on PLLs do not cover this type of PLL, however, today this is the most common type of PLL. This data sheet briefly covers the general terms and design requirements for the rfPIC. Detailed PLL design and operation is beyond the scope of this data sheet. For more information, the designer is referred to " PLL Performance, Simulation, and Design," Second Edition by Dean Banerjee ISBN 0970820704. Banerjee covers charge pump PLLs and loop filter selection. The loop filter has a major impact on lock time and spur levels. Lock time is the time it takes the PLL to lock on frequency. When the PLL is first powered on or is changing frequencies, no data can be transmitted. Lock time must be considered before data transmission can begin. In addition to PLL lock time, the designer must take into account the crystal oscillator start time of approximately 1 ms. See Section 6.3 for more informa- tion about the crystal oscillator. Reference spurs occur at the carrier frequency plus and minus integer multi- ples of the reference frequency. Phase noise refers to noise generated by the PLL. Spur levels and phase noise can increase the signal to noise ratio (SNR) of the system and mask or degrade the transmitted sig- nal. The first order effect on PLL performance is loop band- width. Loop bandwidth (ω c) is defined as the point where the open loop phase transfer function equals 0 dB. Selecting a small loop bandwidth results in lower spur levels but slower lock time. Selecting a larger loop bandwidth results in a faster lock time but higher spur levels. Second order effects on PLL performance is Phase margin (φ) and Damping factor (ζ). Phase margin is a measure of PLL stability. Choosing a phase margin that is too low will result in PLL instability. Choosing a higher phase margin results in less ringing and faster lock time at the expense of higher spur levels. Loop filters are typically designed for a total phase margin between 30 and 70 degrees. The aim of the designer is to choose a loop bandwidth and phase margin that gives the fast- est possible lock time and meets the spur level require- ments of the application. Damping factor governs the second order transient response that determines the shape of the exponential envelope of the natural frequency. The natural fre- quency, also called ringing frequency, is the frequency of the VCO steering voltage as the PLL settles. Lock time is proportional to damping factor and inversely proportional to loop bandwidth. The application determines the loop filter component requirements. For example, if the transmit frequency selected is near band edges or restricted bands, spur levels must be reduced to meet regulatory require- ments. However, this will be at the expense of lock time. For an FSK application, a larger damping factor (≅ 1.0) is desired so that there is less overshoot in the key- ing of FSK. For an ASK application, a damping factor = 0.707 results in less settling time and near optimum noise performance. Figure 6-4 shows an example passive second order loop filter circuit. Table 6-4 gives example loop filter val- ues for a crystal frequency of 13.56 MHz and transmit frequency of 433.92 MHz. Table 6-5 gives example loop filter values for a crystal frequency of 9.84375 MHz and transmit frequency of 315 MHz. Layout considerations - Shield each side of the clock output trace with ground traces to isolate the CLK- OUT signal and reduce coupling. Layout considerations - Keep traces short and place loop filter components as close as possible to the LF pin.

 2002 Microchip Technology Inc. Preliminary DS41189A-page 33 rfHCS362G/362F FIGURE 6-4: EXAMPLE LOOP FILTER CIRCUIT TABLE 6-4: EXAMPLE LOOP FILTER VALUES FOR TRANSMIT FREQUENCY = 433.92 MHz (1) TABLE 6-5: EXAMPLE LOOP FILTER VALUES FOR TRANSMIT FREQUENCY = 315 MHz (1) LF rfHCS362G/362F C1C2 C1 C2 R1 Loop BW Fn (natural freq in Hz) Phase Margin (not counting sampling delay) 2nd Order damping factor Calculated Lock Time 0.01 uF 390 pF 680 165 kHz 64 kHz 65 deg 1.37 47 µs 3900 pF 100 pF 1.5K 360 kHz 103 kHz 63 deg 1.89 29 µs 1500 pF 47 pF 2.7K 610 kHz 166 kHz 55 deg 2.10 18 µs 1000 pF 18 pF 4.7K 1.05 MHz 203 kHz 50 deg 3.0 15 µs Note 1: Standard Operating Conditions (unless otherwise stated) TA = 25°C, RFEN = 1, VDDRF = 3V. C1 C2 R1 Loop BW Fn (natural freq in Hz) Phase Margin (not counting sampling delay) 2nd Order damping factor Calculated Lock Time 3900 pF 390 pF 680 190 kHz 112 kHz 55 deg 0.94 27 µs 3900 pF 680 pF 680 175 kHz 112 kHz 47 deg 0.94 27 µs 3900 pF 1000 pF 680 155 kHz 112 kHz 39 deg 0.94 27 µs Note 1: Standard Operating Conditions (unless otherwise stated) TA = 25°C, RFEN = 1, VDDRF = 3V.

DS41189A-page 34 Preliminary  2002 Microchip Technology Inc.

6.6 Power Amplifier

The PLL output feeds the power amplifier (PA). The open-collector differential output (ANT1, ANT2) can be used to drive a loop antenna directly or converted to single-ended output via an impenance matching net- work or balanced-to-unbalanced (balun) transformer. Pins ANT1 and ANT2 are open-collector outputs and must be pulled-up to V DDRF through the load. The differential output of the PA should be matched to an impedance of 800 to 1000 Ω. Failure to match the impedance may cause excessive spurious and har- monic emissions. For more information see Application Note AN831, Matching Small Loop Antennas to rfPIC Devices. The transmit output power can be adjusted in six dis- crete steps from +2 dBm to -12 dBm by varying the volt- age (V PS ) at the PS/DATAASK pin. Figure 6-5 shows an example voltage divider network for ASK operation and Figure 6-6 for FSK operation. For FSK operation, the PS/DATAASK pin only serves as a Power Select (PS) pin. An internal 20 µA current source pushes current through the PS/DATAASK pin resulting in a voltage drop across resistor R2 at the VPS level selected for transmitter output power. VPS selects the PA bias current. Higher transmit power will draw higher current. For ASK operation, the function of the PS/DATAASK pin is to turn the Power Amplifier (PA) on and off. Resistors R1 and R2 form a voltage divider network to apply volt- age V PS for the selected transmitter output power. If maximum transmitter output is desired, the output of a GP0 pin can be connected directly to PS/DATA ASK . Table 6-6 lists typical values for R1 and R2 for both the ASK and FSK modes. FIGURE 6-5: EXAMPLE ASK POWER SELECT CIRCUIT FIGURE 6-6: EXAMPLE FSK POWER SELECT CIRCUIT TABLE 6-6: POWER SELECT (1) Note: PS/DATA ASK is driven low when RFENIN = 0. Make sure external circuitry on PS/DATAASK does not conflict by driving the pin high. The encoder DATA output works because it is low if RFEN OUT is low PS/DATAASK rfHCS362G/362F DATA IN VPS 20µA To power select circuitry PS/DATAASK rfHCS362G/362F VPS 20µA To power select circuitry Transmitter Output Power (dBm) Transmitter Operating Current (mA) Power Select (PS) Voltage VPS (Volts) (2) ASK FSK +2 11.5 ≥2.0 2400 4700 ≥75K -1 8.6 1.2 6800 4700 56K -4 7.3 0.9 11K 4700 47K -7 6.2 0.7 15K 4700 39K -10 5.3 0.5 24K 4700 27K -12 4.8 0.3 43K 4700 15K -60 <4.8 <0.1 OPEN 4700 4700 Note 1: Standard Operating Conditions (unless otherwise stated) TA = 25°C, RFEN = 1, VDDRF = 3V, fTRANSMIT = 433.92 MHz 2: VPS is actual voltage on PS/DATAASK pin. 3: The Power Select circuitry contains an internal 20 µA current source. To ensure that the transmitter output power is at the minimum when transmitting a DATAASK = 0 (VSSRF ), select the value of resistor R2 such that the voltage drop across it is less than 0.1 volts.

 2002 Microchip Technology Inc. Preliminary DS41189A-page 35 rfHCS362G/362F

6.7 Mode Control Logic

The mode control logic pin RFENIN controls the oper- ation of the transmitter (Table 6-7). When RFENIN goes high, the crystal oscillator starts up. The voltage on the LF pin ramps up proportionally to the RF fre- quency. The PLL can lock onto the frequency faster than the starting up crystal can stabilize. When the LF pin reaches 0.8V, the RF frequency is close to locked on the crystal frequency. This initiates a 150 micro- second delay to ensure that the PLL settles. After the delay, the PS/DATA ASK bias current and power ampli- fier are enabled to start transmitting. When RFEN IN goes low, the transmitter goes into low power Standby mode. The power amplifier is dis- abled, the crystal oscillator stops, and the PS/ DATA ASK pin is driven low. This will be a conflict if other circuitry drives the PS/DATAASK pin high while RFENIN is low. The encoder DATA pin is typically the only con- nection to PS/DATA ASK and it always drives DATA low before RFENOUT goes low. For most applications the RFENIN pin is connected directly to the RFENOUT pin. The RFENIN pin has an internal pull-down resistor. TABLE 6-7: RFEN IN PIN STATES RF EN Description

0 Transmitter and CLKOUT in Standby

1 Transmitter and CLKOUT enabled

DS41189A-page 36 Preliminary  2002 Microchip Technology Inc. NOTES:

 2002 Microchip Technology Inc. Preliminary DS41189A-page 37 rfHCS362G/362F

7.0 INTEGRATING THE rfHCS362G/

Use of the rfHCS362G/362F in a system requires a compatible decoder. This decoder is typically a micro- controller with compatible firmware. Microchip will pro- vide (via a license agreement) firmware routines that accept transmissions from the rfHCS362G/362F and decrypt the hopping code portion of the data stream. These routines provide system designers the means to develop their own decoding system.

7.1 Learning a Transmitter to a

A transmitter must first be 'learned' by a decoder before its use is allowed in the system. Several learning strat- egies are possible, Figure 7-1 details a typical learn sequence. Core to each, the decoder must minimally store each learned transmitter's serial number and cur- rent synchronization counter value in EEPROM. Addi- tionally, the decoder typically stores each transmitter's unique encryption key. The maximum number of learned transmitters will therefore be relative to the available EEPROM. A transmitter's serial number is transmitted in the clear but the synchronization counter only exists in the code word's encrypted portion. The decoder obtains the counter value by decrypting using the same key used to encrypt the information. The K EE LOQ algorithm is a symmetrical block cipher so the encryption and decryp- tion keys are identical and referred to generally as the encryption key. The encoder receives its encryption key during manufacturing. The decoder is programmed with the ability to generate an encryption key as well as all but one required input to the key generation routine; typically the transmitter's serial number. Figure 7-1 summarizes a typical learn sequence. The decoder receives and authenticates a first transmis- sion; first button press. Authentication involves gener- ating the appropriate encryption key, decrypting, validating the correct key usage via the discrimination bits and buffering the counter value. A second trans- mission is received and authenticated. A final check verifies the counter values were sequential; consecu- tive button presses. If the learn sequence is success- fully complete, the decoder stores the learned transmitter's serial number, current synchronization counter value and appropriate encryption key. From now on the encryption key will be retrieved from EEPROM during normal operation instead of recalcu- lating it for each transmission received. Certain learning strategies have been patented and care must be taken not to infringe. FIGURE 7-1: TYPICAL LEARN SEQUENCE Enter Learn Mode Wait for Reception of a Valid Code Generate Key from Serial Number Use Generated Key to Decrypt Compare Discrimination Value with Fixed Value Equal Wait for Reception of Second Valid Code Compare Discrimination Value with Fixed Value Use Generated Key to Decrypt Equal Counters Encryption key Serial number Synchronization counter Sequential Exit Learn successful Store: Learn Unsuccessful No No No Yes Yes Yes

DS41189A-page 38 Preliminary  2002 Microchip Technology Inc.

7.2 Decoder Operation

Figure 7-2 summarizes normal decoder operation. The decoder waits until a transmission is received. The received serial number is compared to the EEPROM table of learned transmitters to first determine if this transmitter's use is allowed in the system. If from a learned transmitter, the transmission is decrypted using the stored encryption key and authenticated via the discrimination bits for appropriate encryption key usage. If the decryption was valid the synchronization value is evaluated. FIGURE 7-2: TYPICAL DECODER OPERATION

7.3 Synchronization with Decoder

(Evaluating the Counter) The K EE LOQ technology patent scope includes a sophisticated synchronization technique that does not require the calculation and storage of future codes. The technique securely blocks invalid transmissions while providing transparent resynchronization to transmitters inadvertently activated away from the receiver. Figure 7-3 shows a 3-partition, rotating synchronization window. The size of each window is optional but the technique is fundamental. Each time a transmission is authenticated, the intended function is executed and the transmission's synchronization counter value is stored in EEPROM. From the currently stored counter value there is an initial "Single Operation" forward win- dow of 16 codes. If the difference between a received synchronization counter and the last stored counter is within 16, the intended function will be executed on the single button press and the new synchronization counter will be stored. Storing the new synchronization counter value effectively rotates the entire synchroniza- tion window. A "Double Operation" (resynchronization) window fur- ther exists from the Single Operation window up to 32K codes forward of the currently stored counter value. It is referred to as "Double Operation" because a trans- mission with synchronization counter value in this win- dow will require an additional, sequential counter transmission prior to executing the intended function. Upon receiving the sequential transmission the decoder executes the intended function and stores the synchronization counter value. This resynchronization occurs transparently to the user as it is human nature to press the button a second time if the first was unsuc- cessful. The third window is a "Blocked Window" ranging from the double operation window to the currently stored synchronization counter value. Any transmission with synchronization counter value within this window will be ignored. This window excludes previously used, perhaps code-grabbed transmissions from accessing the system. Transmission Received Does Serial Number Match Decrypt Transmission Is Decryption Valid Is Counter Within 16 Is Counter Within 32K Update Counter Execute Command Save Counter in Temp Location Start No No No No Yes Yes Yes Yes Yes No andNo Note: The synchronization method described in this section is only a typical implementation and because it is usually implemented in firmware, it can be altered to fit the needs of a particular system.

 2002 Microchip Technology Inc. Preliminary DS41189A-page 39 rfHCS362G/362F FIGURE 7-3: SYNCHRONIZATION WINDOW Blocked Entire Window rotates to eliminate use of previously used codes Single Operation Window Window (32K Codes) (16 Codes) Double Operation (resynchronization) Window (32K Codes) Stored Synchronization Counter Value

DS41189A-page 40 Preliminary  2002 Microchip Technology Inc. NOTES:

 2002 Microchip Technology Inc. Preliminary DS41189A-page 41 rfHCS362G/362F

8.0 DEVELOPMENT SUPPORT

The KEE LOQ ® family of devices are supported with a full range of hardware and software development tools:

• Integrated Development Environment - MPLAB ® IDE Software -K EE LOQ Toolkit Software
• Device Programmers -P R O M A T E® II Universal Device Program- mer
• Low Cost Demonstration Boards -K EE LOQ Evaluation Kit II -K EE LOQ Transponder Evaluation Kit

8.1 MPLAB Integrated Development

The same MPLAB IDE software available at www.microchip.com that is used for microcontroller software development also supports the KEE LOQ family of devices. With this Windows® -based application you can configure the device options in a graphical environ- ment. The manufacturer’s code is protected by two custodian keys so that the secret is split and neither employee can reveal the code alone. Once both custo- dian keys have been entered and the options selected, MPLAB IDE software is ready to produce parts in one of two ways.

• The PRO MATE II Programmer, which is sold sep- arately, can program individual parts. MPLAB IDE software can automatically increment the serial number and recalculate the unique encryption key, discrimination value and seed for each part.
• Creating an SQTP sm file that contains all the indi- vidual device configurations to submit to Micro- chip for a production run without revealing your manufacturer’s code. Please contact Microchip sales office etc., minimum order quantities apply.

8.2 K EE LOQ ® Toolkit Software

The KEE LOQ ® Secure Solution CD-ROM is available free and can be ordered with part number DS40038. After accepting the KEE LOQ license agreement, it will let you install application notes with complete decoder algorithms as well as the K EE LOQ toolkit. The toolkit is a handy application that generates encryption keys from the manufacturer’s code and serial number or seed. It can also decrypt K EE LOQ transmitter’s hopping code to help debug and test your decoder software.

8.3 PRO MATE II Universal Device

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant. The PRO MATE II device programmer has programma- ble V DD and VPP supplies, which allow it to verify pro- grammed memory at V DD min and V DD max for maximum reliability. It has an LCD display for instruc- tions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. Microchip has various socket adapter modules avail- able for PDIP, SOIC and SSOP devices. An In-Circuit Serial Programming™ (ICSP™) module is also avail- able for programming devices after circuit assembly.

8.4 K EE LOQ Evaluation Kit II

The KEE LOQ Evaluation Kit II contains all the necessary hardware to evaluate a code hopping system, including two transmitters and a multi-function receiver board that supports all HCS5XX stand-alone decoders. Addi- tionally, it allows the users to develop their own soft- ware to receive, decode and interpret the K EE LOQ transmission. The included PC software can configure and program the K EE LOQ parts for evaluation (DM303006).

8.5 K EE LOQ Transponder Evaluation

The KEE LOQ Transponder Evaluation Kit consists of a base station, a transmitter/transponder, a battery-less transponder and various HCS4XX samples. It also includes the PC software to configure and program the K EE LOQ parts for evaluation (DM303005).

DS41189A-page 42 Preliminary  2002 Microchip Technology Inc. TABLE 8-1: DEVELOPMENT TOOLS FROM MICROCHIP PIC12CXXX rfPIC12XXXX PIC14000 PIC16C5X PIC16C6X PIC16CXXX PIC16F62X PIC16C7X PIC16C7XX PIC16C8X PIC16F8XX PIC16C9XX PIC17C4X PIC17C7XX PIC18CXX2 PIC18FXXX 24CXX/ 25CXX/ 93CXX HCSXXX rfHCSXXX MCRFXXX MCP2510 Software Tools MPLAB ® Integrated Development Environment /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 MPLAB ® C17 C Compiler /c57 /c57 MPLAB ® C18 C Compiler /c57 /c57 MPASM TM Assembler/ MPLINK TM Object Linker /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 Emulators MPLAB ® ICE In-Circuit Emulator /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 Debugger MPLAB ® ICD In-Circuit Debugger /c57 /c57 /c57 /c57 Programmers PICSTART ® Plus Entry Level Development Programmer /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 PRO MATE ® II Universal Device Programmer /c57 /c57 /c57 /c57 /c57 /c57 ** /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 /c57 Demo Boards and Eval Kits PICDEM TM 1 Demonstration Board /c57 /c57 /c57 † /c57 /c57 PICDEM TM 2 Plus Demonstration Board /c57 † /c57 † /c57 /c57 /c57 PICDEM TM 3 Demonstration Board /c57 PICDEM TM 14A Demonstration Board /c57 PICDEM TM 17 Demonstration Board /c57 K EE LOQ ® Evaluation Kit II /c57 K EE LOQ ® Transponder Kit /c57 microIDTM Programmer’s Kit /c57 125 kHz microIDTM Developer’s Kit /c57 125 kHz Anticollision microIDTM Developer’s Kit /c57

13.56 MHz Anticollision

microIDTM Developer’s Kit /c57 MCP2510 CAN Developer’s Kit /c57 * Contact the Microchip Technology Inc. web site at www.microchip.com for information on how to use the MPLAB® ICD In-Circuit Debugger (DV164001) with PIC16C62, 63, 64, 65, ** Contact Microchip Technology Inc. for availability date. † Development tool is available on select devices.

 2002 Microchip Technology Inc. Preliminary DS41189A-page 43 rfHCS362G/362F

9.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings† Absolute Maximum Ratings Encoder Voltage on V Absolute Maximum Ratings Transmitter Voltage on V Note 1: Power Dissipation is calculated as follows: PDIS = VDD x {IDD - ∑ IOH } + ∑ {(VDD -VOH ) x IOH } + ∑ (VOL x IOL ) + VDDRF x {IDD RF - ∑ IOHRF } + ∑ {(VDD RF -VOHRF ) x IOHRF } †NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DS41189A-page 44 Preliminary  2002 Microchip Technology Inc. NOTES:

 2002 Microchip Technology Inc. Preliminary DS41189A-page 45 rfHCS362G/362F

10.0 DC CHARACTERISTICS

TABLE 10-1: ENCODER DC CHARACTERISTICS Industrial (I): TAMB = -40 °C to +85 °C 2.0V < VDD < 6.3 Parameter Sym. Min. Typ. (1) Max. Unit Conditions Operating current (avg.) ICC —0 . 31 . 2 m A V DD = 6.3V Standby current I CCS —0 . 11 . 0 µAV DD = 6.3V High level Input voltage VIH 0.65 VDD —V DD + 0.3 V V DD = 2.0V Low level input voltage V IL -0.3 — 0.15 V DD VV DD = 2.0V High level output voltage VOH 0.7 VDD

0.7 VDD

——V I OH = -1.0 mA, VDD = 2.0V IOH = -2.0 mA, VDD = 6.3V Low level output voltage VOL — — 0 . 1 5 V DD

0.15 VDD

VI OL = 1.0 mA, VDD = 2.0V IOL = 2.0 mA, VDD = 6.3V RFEN pin high drive I RFEN 0.5 1.0 2.5 3.0 5.0 mA V RFEN = 1.4V VDD = 2.0V VRFEN = 4.4V VDD = 6.3V LED sink current I LEDL ILEDH 1.0 2.0 3.5 4.5 6.0 7.0 mA mA VLED = 1.5V, VDD = 3.0V VLED = 1.5V, VDD = 6.3V Pull-down Resistance; S0-S3 RS0-3 40 60 80 K Ω VDD = 4.0V Pull-down Resistance; PWM RPWM 80 120 160 K Ω VDD = 4.0V Note 1: Typical values are at 25 °C.

DS41189A-page 46 Preliminary  2002 Microchip Technology Inc. FIGURE 10-1: POWER-UP AND TRANSMIT TIMING TABLE 10-2: POWER-UP AND TRANSMIT TIMING REQUIREMENTS (3) VDD = +2.0 to 6.3V Industrial(I):TAMB = -40 °C to +85 °C Parameter Symbol Min. Typical Max. Unit Remarks Transmit delay from button detect T TD 26 30 40 ms (Note 1) Debounce delay T DB 18 20 22 ms — Auto-shutoff time-out period (TIMO=10) TTO 23.4 25.6 28.16 s (Note 2) Button press to RFEN T PU 20 26 38 ms — RFEN to code word T PLL 246 m s — LED on after key press T LED 25 — 45 ms — Time to terminate code word from previous button press TTP —— 1 0 m s — — Note 1: Transmit delay maximum value if the previous transmission was successfully transmitted. 2: The Auto-shutoff time-out period is not tested. 3: These values are characterized but not tested SN TDB DATA TTD TTO Code Word Code Word Code Word Code Word n TTP Button Press Detect RFEN LED TPLL TLED 1 TE Code Word from previous button press TPU

 2002 Microchip Technology Inc. Preliminary DS41189A-page 47 rfHCS362G/362F TABLE 10-3: PROGRAMMING/VERIFY TIMING REQUIREMENTS FIGURE 10-2: PWM DATA FORMAT (MOD = 0) VDD = 5.0 ± 10% 25°C ± 5°C Parameter Symbol Min. Typical Max. Unit Remarks Program mode setup time T PS 3.5 —4 . 5m s Hold time 1 T PH 13 . 5 — — m s Hold time 2 T PH 25 0 — — µs Bulk Write time T PBW 4.0 — — ms Program delay time T PROG 4.0 — — ms Program cycle time T WC 50 — — ms Clock low time T CLKL 50 — — µs Clock high time T CLKH 50 — — µs Data setup time T DS 0— — µs Data hold time T DH 30 — µs Data out valid time T DV ——3 0 µs Bit 0 Bit 1 Header Bit 30 Bit 31Bit 32 Bit 33Bit 58 Bit 59 Fixed Portion of TransmissionEncrypted Portion Guard LSBLSB MSB MSB S3 S0 S1 S2 VLOW CRC0 CRC1 Time Serial Number Function Code Status Bit 60 Bit 61 Bit 62 Bit 63 Bit 64 Bit 65 CRC/TIME Bit 66 QUEUE Q0 Q1 Bit 67 Bit 68

DS41189A-page 48 Preliminary  2002 Microchip Technology Inc. FIGURE 10-3: PWM FORMAT SUMMARY (MOD=0) FIGURE 10-4: PWM PREAMBLE/HEADER FORMAT (MOD=0) TABLE 10-4: CODE WORD TRANSMISSION TIMING PARAMETERS – PWM MODE (1,3) VDD = +2.0V to 6.3V Industrial (I): TAMB = -40 °C to +85 °C BSEL Value 11 10 01 00 Symbol Characteristic Typical Typical Typical Typical Units TE Basic pulse element 800 400 200 100 µs TBP Bit width 3 3 3 3 T E TP Preamble duration 31 31 31 31 T E TH Header duration(4) 10 10 10 10 T E TC Data duration 207 207 207 207 T E TG Guard time(2) 27.2 26.4 26 25.8 ms — Total transmit time 220 122 74 50 ms — Data Rate 417 833 1667 3334 bps Note 1: The timing parameters are not tested but derived from the oscillator clock. 2: Assuming GUARD = 10 option selected in CONFIG_0 Configuration Word. 3: Allow for a +/- 10% tolerance on the encoder internal oscillator after calibration. 4: Assuming HEADER = 1 option selected in SEED_3 Configuration Word. LOGIC "1" Guard Time LOGIC "0" Preamble 3/10 Header TE TE TE TE 1 16 TBP 50% Duty Cycle Preamble P1 P16 31xTE 3 or 10xTE Header Data Bits Bit 0 Bit 1

DS41189A-page 50 Preliminary  2002 Microchip Technology Inc. TABLE 10-6: TRANSMITTER DC CHARACTERISTICS* * These parameters are characterized but not tested. † Data in “Typ” column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: Depends on output power selection. See Table 6-6. Note 2: Applies to RFEN pin. TABLE 10-7: TRANSMITTER AC CHARACTERISTICS* bit * These parameters are characterized but not tested. † Data in “Typ” column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: Values dependent on PLL loop filter values. Note 2: ton equals crystal oscillator and PLL start-up time. Note 3: Max FSK data rate requires crystal with appropriate motional parameters. See Section 6.3. DC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C ≤ TA ≤ +85°C Param No. Sym Characteristic Min Typ † Max Units Conditions VDDRF Supply Voltage 2.2 —5 . 5V IPDRF Power-Down Current — 0.05 0.1 µAR F EN = 0 IDDRF Supply Current 4.8 — 11.5 mA Note 1 VILRF Input Low Voltage -0.3 — 0.3 V SSRF V Note 2 VIHRF Input High Voltage 0.7 VSSRF —V SSRF + 0.3 V Note 2 IILRF Input Leakage Current -1 — 1 µA AC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C ≤ TA ≤ +85°C Param No. Sym Characteristic Min Typ † Max Units Conditions fxtal Crystal Frequency 9.69 —1 5M H z ftransmit Transmit Frequency 310 — 440 MHz Fixed, set by f xtal fCLKOUT CLKOUT Frequency 2.42 — 3.75 MHz Fixed, set by f xtal Po Transmit Output Power -12 — +2 dBm See Table 6-6 fASK ASK Data Rate — — 40 kbps fFSK FSK Data Rate — — 20 kbps Note 3 PREF Reference Spurs (1) —- 4 4— d B m f transmit ± fxtal PCLK Clock Spurs (1) —- 4 4— d B m f transmit ± fCLKOUT PHARM Harmonic Content — -40 — dBm 2f transmit, 3ftransmit, 4ftransmit,... POFF Spurious Output Signal — -60 — dBm Vps ≤ 0.1V PN Phase Noise — -87 — dBc/Hz f transmit ± 500 kHz KVCO VCO Gain — 100 — MHz/V ICP Charge Pump Current — ±260 — µA VCLKOUT Clock Voltage Swing — 2 — V PP C load = 5 pF ton Start-up Time — 0.9 — ms Note 2

 2002 Microchip Technology Inc. Preliminary DS41189A-page 51 rfHCS362G/362F

11.0 PACKAGING INFORMATION

11.1 Package Marking Information

18-Lead SOIC (.300”) Example XXXXXXXXXXXX XXXXXXXXXXXX XXXXXXXXXXXX YYWWNNN 20-Lead SSOP XXXXXXXXXXX XXXXXXXXXXX YYWWNNN rfHCS362G/SO 0018017 rfHCS362F/SS 0051017 Example Legend: XX...X Customer specific information* Y Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week ‘01’) NNN Alphanumeric traceability code Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information. * Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

DS41189A-page 52 Preliminary  2002 Microchip Technology Inc. 18-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC) Foot Angle φ 048048 1512015120βMold Draft Angle Bottom 1512015120αMold Draft Angle Top 1.27.050pPitch 1818nNumber of Pins MAXNOMMINMAXNOMMINDimension Limits MILLIMETERSINCHES*Units Lβ c φ h 45° D p nB E α A * Controlling Parameter Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-051 § Significant Characteristic

 2002 Microchip Technology Inc. Preliminary DS41189A-page 53 rfHCS362G/362F 20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP) 10501050βMold Draft Angle Bottom 10501050αMold Draft Angle Top 203.20101.600.00840φFoot Angle 0.65.026pPitch 2020nNumber of Pins MAXNOMMINMAXNOMMINDimension Limits MILLIMETERSINCHES*Units D p n B E L c β φ α A2A * Controlling Parameter Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” (0.254mm) per side. JEDEC Equivalent: MO-150 Drawing No. C04-072 § Significant Characteristic

DS41189A-page 54 Preliminary  2002 Microchip Technology Inc. APPENDIX A: DATA SHEET

REVISION HISTORY

This is a new data sheet.

 2002 Microchip Technology Inc. Preliminary DS41189A-page 55 rfHCS362G/362F Systems Information and Upgrade Hot Line The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are: 1-800-755-2345 for U.S. and most of Canada, and 1-480-792-7302 for the rest of the world. ON-LINE SUPPORT Microchip provides on-line support on the Microchip World Wide Web (WWW) site. The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site. Connecting to the Microchip Internet Web Site The Microchip web site is available by using your favorite Internet browser to attach to: www.microchip.com The file transfer site is available by using an FTP ser- vice to connect to: ftp://ftp.microchip.com The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A vari- ety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

• Latest Microchip Press Releases
• Technical Support Section with Frequently Asked Questions
• Design Tips
• Device Errata
• Job Postings
• Microchip Consultant Program Member Listing
• Links to other useful web sites related to Microchip Products
• Conferences for products, Development Sys- tems, technical information and more
• Listing of seminars and events 013001

DS41189A-page 56 Preliminary  2002 Microchip Technology Inc. READER RESPONSE It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip prod- uct. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150. Please list the following information, and use this outline to provide us with your comments about this Data Sheet. 1. What are the best features of this document? 2. How does this document meet your hardware and software development needs? 3. Do you find the organization of this data sheet easy to follow? If not, why? 4. What additions to the data sheet do you think would enhance the structure and subject? 5. What deletions from the data sheet could be made without affecting the overall usefulness? 6. Is there any incorrect or misleading information (what and where)? 7. How would you improve this document? 8. How would you improve our software, systems, and silicon products? To: Technical Publications Manager RE: Reader Response Total Pages Sent From: Name Company Address City / State / ZIP / Country Application (optional): Would you like a reply? Y N Device: Literature Number: Questions: DS41189ArfHCS362G/362F

 2002 Microchip Technology Inc. Preliminary DS41189A-page57 rfHCS362G/362F rfHCS362G/362F PRODUCT IDENTIFICATION SYSTEM To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. * JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type. Sales and Support Data Sheets Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recom- mended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following: 1. Your local Microchip sales office 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277 3. The Microchip Worldwide Site (www.microchip.com) Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using. New Customer Notification System Register on our web site (www.microchip.com/cn) to receive the most current information on our products. PART NO. X /XX XXX PatternPackageTemperature Range Device Device rfHCS362G: RF Code Hopping Encoder rfHCS362F: RF Code Hopping Encoder rfHCS362GT: RF Code Hopping Encoder (Tape & Reel) rfHCS362FT: RF Code Hopping Encoder (Tape & Reel) Temperature Range I = -40 °C to+85°C Package SO = 300 mil SOIC SS = 209 mil SSOP Pattern Special Requirements

DS41189A-page 58 Preliminary  2002 Microchip Technology Inc. NOTES:

 2002 Microchip Technology Inc. Preliminary DS41189A - page 59 Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip’s products as critical com- ponents in life support systems is not authorized except with express written approval by Microchip. No licenses are con- veyed, implicitly or otherwise, under any intellectual property rights. Trademarks The Microchip name and logo, the Microchip logo, FilterLab, KEE LOQ , microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Tech- nology Incorporated in the U.S.A. and other countries. dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP , ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. © 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved. Printed on recycled paper. Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company’s quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEE LOQ ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001 certified. Microchip’s Secure Data Products are covered by some or all of the following patents:

DS41189A-page 60 Preliminary  2002 Microchip Technology Inc. AMERICAS Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com Rocky Mountain 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456 Atlanta

500 Sugar Mill Road, Suite 200B

Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307 Boston

2 Lan Drive, Suite 120

Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821 Chicago

333 Pierce Road, Suite 180

Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075 Dallas

4570 Westgrove Drive, Suite 160

Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924 Detroit Tri-Atria Office Building

32255 Northwestern Highway, Suite 190

Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo 2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090

Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202

Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335 San Jose Microchip Technology Inc.

2107 North First Street, Suite 590

San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955 Toronto

6285 Northam Drive, Suite 108

Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509 ASIA/PACIFIC Australia Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599 China - Fuzhou Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 China - Shenzhen Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road

Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 India Microchip Technology Inc. India Liaison Office Divyasree Chambers

1 Floor, Wing A (A3/A4)

No. 11, O’Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062 Japan Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd.

200 Middle Road

#07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139 EUROPE Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d’Activite du Moulin de Massy

43 Rue du Saule Trapu

91300 Massy, France

D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1

20041 Agrate Brianza

Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883 United Kingdom Arizona Microchip Technology Ltd.

505 Eskdale Road

Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820 03/01/02 W ORLDWIDE SALES AND SERVICE