7130LBR ARISTA | Alldatasheet

Document overview

  • Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
  • PDF pages: 11

Technical content

7130LBR Series Layer 1 Application+ Switch Data Sheet Product Highlights Performance

  • 7130LBR: 48 x SFP+, 6 x QSFP-DD (NRZ)
  • 96 x 10GbE, 18 x 25GbE internal switch interfaces
  • Up to 1.5 Tbps L2/L3 forwarding
  • L1 replication from 6ns
  • Dual Xilinx Virtex® UltraScale+™ FPGAs Core Features
  • Ultra low latency layer 1 crosspoint
  • Full-featured integrated switch
  • Dual application FPGAs
  • High performance x86 control-plane Advanced L1 Functionality
  • Signal regeneration
  • Media conversion
  • Port mirroring
  • Telemetry
  • Dynamic patching/link management
  • Layer 1+ statistics on each link Integrated Switch
  • Wire-speed L2/L3 forwarding
  • BGP/OSPF/PIM support
  • LANZ for microburst detection
  • 4 GB packet buffer
  • Tap aggregation mode
  • Precision time stamping
  • Streaming telemetry Redundancy & Data Center Optimized
  • High-density, compact 1RU form-factor
  • Dual redundant, hot swappable PSU
  • Dual redundant, hot swappable fans
  • AC & DC power options
  • Rear to front or front to rear cooling Arista Extensible Operating System
  • Single binary image for all products
  • Fine-grained truly modular network OS
  • Stateful Fault Containment (SFC)
  • Stateful Fault Repair (SFR)
  • Full Access to Linux shell and tools
  • Extensible platform - bash, python, C++ , GO, OpenCon/f_ig
  • FPGA Development Kit for custom in- network applications Arista EOS All Arista products including the 7130LBR Series run the same Arista EOS software, simplifying network administration with a single standard across all switches. Arista EOS is a modular switch operating system with a unique state sharing architecture that cleanly separates switch state from protocol processing and application logic. Built on top of a standard Linux kernel, all EOS processes run in their own protected memory space and exchange state through an in-memory database. This state sharing architecture provides the foundation for self-healing resiliency and enables straightforward third-party development and application integration. Arista EOS enables advanced monitoring and automation capabilities such as Zero Touch Provisioning, LANZ, and Linux based tools to be run natively on the switch. Arista 7130LBR-48S6QD: 48x SFP+, 6 x QSFP-DD ports Overview The Arista 7130LBR Series introduces a fully composable architecture for the next generation of high performance in-network applications. Combining programmable large-scale FPGAs with a full-featured R3 family switch chip, all connected through an ultra-low latency layer 1 crosspoint. With native support for 1:N connectivity and and replication, each front-panel lane can be connected to any combination of two FPGAs and the switch chip enabling customers to combine multiple applications and utilise the inherent capabilities of the switching silicon. Featuring dual Virtex® UltraScale+™ FPGAs, the 7130LBR Series supports two parallel application instances based on Arista’s LB Board Standard. Arista applications including MetaMux for low latency multiplexing and MetaWatch for picosecond- level time stamping can be combined with third party applications and custom functionality developed with the EOS FPGA Development Kit (FDK). The FDK builds upon EOS’s extensible architecture and includes example code and IP cores to accelerate new projects. The 7130LBR Series includes an R3 generation switch element supporting line-rate L2/L3 forwarding and a complete set of advanced routing features. Using the layer 1 crosspoint, these switch ports can be /f_lexibly con/f_igured in-band or out-of-band. In- band ports enable high-bandwidth switching & routing capability, and out-of-band ports provide rich streaming telemetry, o ffl oading FPGA resources. The switch can also be con/f_igured in tap aggregation mode, leveraging the Arista DANZ feature set. The 7130LBR is available in a space-saving 1RU form factor with 48 x SFP+ and 6 x QSFP-DD interfaces (NRZ). Each QSFP-DD interface may be broken out to 2 x 40GbE or 8 x 10GbE interfaces, for a total of 96 x 10G lanes.

7130LBR Series | Platform Overview Composable Architecture To address dynamic application requirements, the 7130LBR features a composable architecture centered around a high-density layer 1 crosspoint. Through the crosspoint any front-panel port can be linked 1:1 or mirrored to any of the platform components. The R-Series switch can be used as a standard in-band device, or tra ffi c can be replicated to it for counters and streaming telemetry. FPGAs support Arista’s 7130 applications, third-party developed images and customer applications.

7130 FPGA Applications

Arista offers several powerful network applications to simplify and transform network infrastructure. These applications are designed for use cases including ultra-low latency exchange trading, network visibility and vendor- or broker-based shared services. These applications enable a complete lifecycle of networking functions, such as packet replication, multiplexing, /f_iltering, time stamping, aggregation and capture. Data Sheet Application Overview Key Features Use it for... MetaWatch Advanced network monitoring

  • Tapping
  • Large scale, lossless tap aggregation
  • Multi-port data capture
  • Sub-nanosecond precise time stamping
  • Deep buffering (32 GB)
  • In-depth network monitoring and visibility
  • Improved network reliability & troubleshooting problems
  • Market data & packet capture
  • Accurate latency measurement & monitoring
  • Regulatory compliance (MiFID II - RTS 25)/uni00A0 MetaMux Low-latency multiplexing
  • Data aggregation in 39 nanoseconds
  • Deterministic jitter
  • Packet statistics
  • BGP & PIM support
  • Ultra-low latency network connectivity for trading
  • Market data fan-out and data aggregation for order entry at nanosecond levels MultiAccess* Connection sharing with enhanced security
  • Low-latency multiplexing and security from 55 nanoseconds
  • ACL-based con/f_igurable /f_iltering
  • Easy to deploy data privacy for connection sharing
  • Secure network connection sharing
  • Providing sponsored access to multiple clients
  • Multi tenant exchange access
  • Low latency interconnect sharing Exchange* In-line packet time- stamping enabling exchange fairness
  • Timestamp at the edge of trading venue networks
  • Enabled by reliable accuracy
  • Time/latency in the venue implementation becomes less relevant
  • Increase exchange fairness
  • Reduce trading venue latency sensitivity * Not currently supported in EOS Arista 7130LBR-48S6QD System Architecture

High Availability and Flexibility The Arista 7130LBR Series were designed for /f_lexible deployment and continuous operations with system wide monitoring of both hardware and software components, simple serviceability and provisioning to prevent single points of failure. Key features include:

  • AC and DC power supply options
  • Front to Rear cooling with dynamic temperature control.
  • Redundant, color coded, /f_ield serviceable power and cooling subsystems:
  • 1+1 hot-swappable platinum rated power supplies
  • N+1 hot-swappable fans
  • Live software patching
  • Self healing software with Stateful Fault Repair (SFR) 7130LBR Series | Platform Overview Data Sheet Custom Applications & FPGA Development Kit FPGA developers can write custom applications for the 7130LBR Series with Arista’s FPGA Development Kit (FDK). The FDK includes API documentation, sample code, and IP cores to streamline development. Arista development toolkits enable complete and unfettered access to the facilities provided by the in-system FPGAs. Precision Timing (IEEE 1588v2 and PPS) To meet the stringent timing and synchronization requirements in /f_inancial markets, telecom, and media & entertainment networks, Arista’s 7130LBR delivers high precision in-band time/uni00A0and frequency distribution support via Precision Time Protocol (PTP , IEEE 1588v2) with optional Pulse-Per-Second (PPS) inputs for added accuracy. Leveraging a high stability on-board oscillator, 7130LBRs can achieve picosecond-level time synchronization. The 7130LBR features two front-panel SMA PPS inputs, with optional primary/secondary failover for added resiliency. An internal PPS distribution network delivers PPS signals to each application FPGA. Two front-panel SMA outputs can forward PPS or output the internal 10Mhz clock to downstream systems. IP Core Features 10GbE MAC/PHY • Ultra low latency 10GbE ethernet PCS/PMA and MAC
  • 10GbE & 1GbE support
  • AXI4 stream interface
  • Register interface for counters and link status 25GbE MAC/PHY • Ultra low latency 25GbE ethernet PCS/PMA and MAC
  • 25GbE support
  • AXI4 stream interface
  • Register interface for counters and link status Timestamper • Complete precision timestamping system
  • Includes timestamper core + sync & control daemon
  • PPS synchronization
  • Example Start-of-Frame timestamping application Mux • 10GbE packet multiplexer
  • Con/f_igurable scheduling algorithms
  • Advanced eXtensible Interface (AXI4) streaming inputs
  • Status and packet counters
  • Storm control

7130LBR Series | Switch Features Data Sheet Integrated R3-Series Switch The integrated switch in the 7130LBR Series offers a wide range of features for different applications. When connected directly to the front-panel interfaces through the crosspoint, it provides high-performance switching and routing capable of 2.4 Tbps of throughput. Its deep buffer virtual output queue (VOQ) architecture eliminates head-of-line (HOL) blocking and virtually eliminates packet drops even in the most congested network scenarios. An advanced traffi c scheduler fairly allocates bandwidth between all virtual output queues while accurately following queue disciplines including weighted fair queueing, /f_ixed priority, or hybrid schemes. As a result, the R3-Series switch can handle the most demanding data center requirements with ease, including mixed traffi c loads of real-time, multicast, and storage traffi c while still delivering low latency. Using the crosspoint to mirror front-panel traffi c, the switch can also be used out-of-band for monitoring layer 1 paths or FPGA links, saving valuable FPGA logic. In tap aggregation mode, the switch supports time stamping, traffi c steering, and N:M mirroring with arbitrary aggregation groups. FlexRouteTM The Arista FlexRoute Engine provides support for the full internet routing table, in hardware, with IP forwarding at Layer 3 and with suffi cient headroom for future growth in both IPv4 and IPv6 route scale to more than 1.4 million routes. The innovative FlexRoute Engine with its patented algorithmic approach to building layer 3 forwarding tables on Arista R-Series Universal Spine and Leaf platforms is unique to Arista and a key enabler in calling these platforms routers. Accelerated sFlow SFlow is a powerful tool used commonly by network operators for advanced network telemetry, capacity planning, security analysis and quality of experience monitoring. Traditional sFlow utilizes a system CPU for processing samples of hundreds of thousands of /f_lows. In modern high performance systems guaranteed high rate sampling requires the capability to both sample and process packet rates of billions of packets per second. With the R-Series Accelerated sFlow feature, the sampling and processing of /f_low samples into sFlow datagrams is handled via integrated sFlow engines capable of supporting 1:500 sampling rates on full wire speed systems or higher rates with selective sampling based on triggers and /f_ilters. All sFlow v5 information is included in the sFlow records ensuring consistent integration with existing standard sFlow collection and analysis tools and no loss of information. In-band Network Telemetry In-band network telemetry, or INT, is a standards-based approach to providing deep visibility into tra ffi c in real-time, with no impact on switch performance. INT provides per- /f_low monitoring of tra ffi c drops, latency, congestion and the network path. INT information can be exported in IPFIX or sFlow formats to a management system or collector such as Arista CloudVision, for predictive analytics and deep forensics to measure latency per device and across the network, trace packets and reconstruct path topology as well as detecting hot- spots. In-band Network Telemetry is available on the R-Series switch, with the ability to originate, pass and terminate, along with mirroring to external collectors. R-Series Switch Pro/f_iles Pro/f_ile L3 Balanced ARP Entries 88k 80k MAC Addresses 224k 224k IPv4 Unicast Routes 1450k 800k Additional IPv4 Unicast Routes with FlexRoute + 1792k + 1792k IPv6 Unicast Routes 433-483k 250-267k Multicast Routes 128k 128k TCAM ACL Entries (Per chip) 24k 24k Traffi c Policy ACL IPv4 Pre/f_ixes 30k 30k Traffi c Policy ACL IPv6 Pre/f_ixes 10k 10k ECMP 512-Way 512-Way

7130LBR Series | Switch Features Data Sheet Layer 2 Features

  • 802.1w Rapid Spanning Tree
  • 802.1s Multiple Spanning Tree Protocol
  • Rapid Per VLAN Spanning Tree (RPVST+)
  • 4096 VLANs
  • Q-in-Q
  • 802.3ad Link Aggregation/LACP
  • 256 Ports / Channel
  • 1024 groups per system (subject to system density)
  • MLAG (Multi-Chassis Link Aggregation)
  • Uses IEEE 802.3ad LACP
  • 512 ports per MLAG
  • 802.1Q VLANs/Trunking
  • 802.1AB Link Layer Discovery Protocol
  • 802.3x Flow Control *
  • Jumbo Frames (9216 Bytes)
  • IGMP v1/v2/v3 snooping
  • Storm Control Layer 3 Features
  • Static Routes
  • Routing Protocols: OSPF, OSPFv3, BGP , MP-BGP , IS-IS, and RIPv2
  • BGP FlowSpec, BMP , BGP-RPKI, PIC
  • 512-way Equal Cost Multipath Routing (ECMP)
  • VRF, Inter-VRF Route Leaking
  • Bi-Directional Forwarding Detection (BFD)
  • Unicast Reverse Path Forwarding (uRPF)
  • VXLAN Bridging and Routing
  • VRRP
  • Virtual ARP (VARP)
  • Policy Based Routing (PBR)
  • Route Maps
  • RCF Multicast
  • IGMP v2/v3
  • MLD v2
  • Protocol Independent Multicast (PIM-SM / PIM-SSM)
  • PIM-BiDir *
  • Anycast RP (RFC 4610)
  • Multicast Source Discovery Protocol (MSDP) Advanced Monitoring and Provisioning
  • Latency Analyzer and Microburst Detection (LANZ)
  • Con/f_igurable Congestion Noti/f_ication (CLI, Syslog)
  • Streaming Events (GPB Encoded)
  • Zero Touch Provisioning (ZTP)
  • Advanced Mirroring
  • Port Mirroring (14 sessions)
  • Enhanced Remote Port Mirroring
  • SPAN/TAP M:N Aggregation
  • L2/3/4 Filtering
  • Post-card Telemetry
  • Advanced Event Management suite (AEM)
  • CLI Scheduler
  • Event Manager
  • Event Monitor
  • Linux tools
  • Integrated packet capture/analysis with TCPDump
  • Restore and Con/f_igure from USB
  • RFC 3176 sFlow MPLS Support
  • LDP , RSVP-TE, Segment Routing (SR), SR-TE, BGP-LU, BGP-LS, TE-FRR, TI-LFA
  • L3VPN, 6PE/6vPE, L2VPN - EoMPLS PWEs, VPLS*, EVPN-MPLS Gateway
  • EVPN (L2 and L3), EVPN-MPLS, EVPN A-A, EVPN-VPWS, EVPN- DCI*, EVPN-Multicast Security Features
  • Control Plane Protection (CPP)
  • Ingress / Egress ACLs using L2, L3, L4 /f_ields
  • Ingress / Egress ACL Logging and Counters
  • MAC ACLs
  • ACL Deny Logging
  • ACL Counters
  • Atomic ACL Hitless restart
  • DHCP Relay / Snooping
  • MACsec (802.1AE)
  • TACACS+
  • RADIUS
  • ARP trapping and rate limiting Quality of Service (QoS) Features
  • Up to 8 queues per port
  • Strict priority queueing
  • 802.1p based classi/f_ication
  • DSCP based classi/f_ication and remarking
  • Egress shaping / Weighted round robin (WRR)
  • WFQ, CIR*, ETS*, Fixed Priority
  • Policing / Shaping, H-QoS
  • Explicit Congestion Noti/f_ication (ECN) marking
  • 802.1Qbb Per-Priority Flow Control (PFC) Network Management
  • CloudVision
  • Con/f_iguration rollback and commit
  • SNMP v1, v2, v3
  • Management over IPv6
  • Telnet and SSHv2
  • Syslog
  • AAA
  • Industry Standard CLI
  • System Logging
  • Environment monitoring

7130LBR Series | Switch Features Data Sheet 1. Supported for internal switch interfaces. 2. FPGA-to-Switch lanes only. Front-panel lanes are 10G NRZ. Precision Timing

  • Synchronous Ethernet with ESMC
  • IEEE 1588-2008 PTP T-GM, T-BC, T-TSC
  • G.8261, G.8264 System Scalability
  • 9216 Byte Jumbo Frame Support
  • 8 Priority Queues per Port
  • Large Scale Link Aggregation Groups (LAG)
  • 1024 x 16 Ports per LAG
  • 64 x 256 Ports per LAG
  • Virtual Output Queueing
  • Distributed Scheduler Standards Compliance
  • 802.1D Bridging and Spanning Tree
  • 802.1p QOS/COS
  • 802.1Q VLAN Tagging
  • 802.1w Rapid Spanning Tree
  • 802.1s Multiple Spanning Tree Protocol
  • 802.1AB Link Layer Discovery Protocol
  • 802.3ad Link Aggregation with LACP
  • 802.3x Flow Control
  • 802.3ab 1000BASE-T
  • 802.3z Gigabit Ethernet
  • 802.3ae 10 Gigabit Ethernet
  • 802.3ba 40 Gigabit Ethernet
  • RFC 2460 Internet Protocol, Version 6 (IPv6)
  • RFC 2461 Neighbor Discovery for IP Version 6 (IPv6)
  • RFC 2462 IPv6 Stateless Address Autocon/f_iguration
  • RFC 2463 Internet Control Message Protocol (ICMPv6)
  • IEEE 1588-2008 Precision Time Protocol SNMP MIBs
  • RFC 3635 EtherLike-MIB
  • RFC 3418 SNMPv2-MIB
  • RFC 2863 IF-MIB
  • RFC 2864 IF-INVERTED-STACK-MIB
  • RFC 2096 IP-FORWARD-MIB
  • RFC 4363 Q-BRIDGE-MIB
  • RFC 4188 BRIDGE-MIB
  • RFC 2013 UDP-MIB
  • RFC 2012 TCP-MIB
  • RFC 2011 IP-MIB
  • RFC 2790 HOST-RESOURCES-MIB
  • RFC 3636 MAU-MIB
  • RMON-MIB
  • RMON2-MIB
  • HC-RMON-MIB
  • LLDP-MIB
  • LLDP-EXT-DOT1-MIB
  • LLDP-EXT-DOT3-MIB
  • ENTITY-MIB
  • ENTITY-SENSOR-MIB
  • ENTITY-STATE-MIB
  • ARISTA-ACL-MIB • ARISTA-QUEUE-MIB
  • RFC 4273 BGP4-MIB
  • RFC 4750 OSPF-MIB
  • ARISTA-CONFIG-MAN-MIB • ARISTA-REDUNDANCY-MIB
  • RFC 2787 VRRPv2MIB
  • MSDP-MIB
  • PIM-MIB
  • IGMP-MIB
  • IPMROUTE-STD-MIB
  • SNMP Authentication Failure trap
  • ENTITY-SENSOR-MIB support for DOM (Digital Optical Monitoring)
  • User con/f_igurable custom OIDs See EOS release notes for latest supported MIBs

7130LBR Series | Technical Speci/f_ications Speci/f_ications Switch Model 7130LBR-48S6QD Front-Panel Ports 48x SFP+, 6x QSFP-DD (10G NRZ) Layer 1 Throughput 100M-11.3Gbps per lane Layer 1 Latency From 6 ns FPGA 2x Xilinx® UltraScale+™ VU9P-3 FPGA DRAM 32GB DDR4 per FPGA FPGA Crosspoint Interfaces 48x 10GbE per FPGA R-Series Switch Throughput 1.5 Tbps R-Series Switch Packet Buffer 4 GB Internal Switch Interfaces 9x 25GbE lanes to each FPGA 48x 10GbE lanes to crosspoint 4x 10GbE to CPU FPGA Development Kit (FDK) Yes Vitis™ Development Kit (VDK) Yes1 Clock OCXO CPU 8-core x86 System DRAM / SSD 64 GB / 120 GB RS-232 Serial Ports 1 (RJ-45) USB Ports 1 100/1000 Management Ports 1 PPS Input Ports (5V TTL, 50/uni03A9 or Hi-Z) 2 PPS Output Ports (5V TTL) 2 Hot-swap Power Supplies 2 (1+1 redundant) Hot-swappable Fans 3 (N+1 redundant) Reversible Air/f_low Option Yes Typical/Max Power Draw 2 TBD Rack Units 1 U Size (WxHxD) 17.32 x 1.73 x 25.75 inches (44.0 x 4.4 x 65.4 cm) Weight 32.9 lbs (14.9 kg) Fan Tray FAN-7011H Power Supplies PWR-1511-AC or PWR-1511-DC EOS Feature Licenses Group 4 Minimum EOS 4.28.0F 1. Not currently supported in EOS 2. Typical power consumption measured at 25C ambient with 50% load Data Sheet

7130LBR Series | Technical Speci/f_ications Environmental Characteristics Operating Temperature 1 0 to 40˚C (32 to 104˚F) Storage Temperature -40 to 70˚C (-40 to 158˚F) Relative Humidity 5 to 95% Operating Altitude 0 to 10,000 ft, (0-3,000m) Standards Compliance EMC FCC Class A, ICES-003, EN 55032, EN IEC 61000-3-2:2019, EN 61000-3-3 Immunity EN 55035 EN 300 386 Safety EN 62368-1:2014 + A11:2017 IEC-62368-1:2014 Certi/f_ications BSMI (Taiwan) CE (European Union) KCC (South Korea) NRTL (North America) RCM (Australia/New Zealand) UKCA (United Kingdom) VCCI (Japan) European Union Directives 2014/53/EU Radio Equipment Directive 2014/35/EU Low Voltage Directive 2014/30/EU EMC Directive 2012/19/EU WEEE Directive 2011/65/EU RoHS Directive 2015/863/EU Commission Delegated Directive Further information Product Certi/f_ication Portal Data Sheet 1. Certain air/f_low con/f_igurations or the use of higher power or reduced temperature range optics may reduce maximum operating temperature. 2. Requires EOS version 4.29.1 or later Power Supply Speci/f_ications Power Supply PWR-2421-HV 2 PWR-1511-AC PWR-1511-DC Input Voltage 180-205V AC 192-400VDC 200-240V AC -48 to -60 VDC Typical Input Current <14A at 200V AC 9.6A 35.2A Max (-48V) Input Frequency 50/60Hz AC or DC 50/60Hz DC Output Power 2400W 1500W 1500W Input Connector SAF-D IEC 320-C13 AWG #6 Max Effi ciency (Typical) 96% 93% Platinum 92%

7130LBR Series | Optics Supported Optics and Cables Interface Type QSFP-DD (NRZ) Ports 400GBASE-CR8 1 QSFP-DD to QSFP-DD: 1m-2.5m lengths 200GBASE-CR4 1 QSFP-DD to 2xQSFP: 1m to 2.5m lengths 100GBASE-CR4 1 QSFP-DD to 2xQSFP: 1m to 3m lengths 100GBASE-CR2 1 QSFP-DD to 4xQSFP: 1m to 3m lengths 50GBASE-CR 1 QSFP-DD to 8xQSFP: 1m to 3m lengths 25GBASE-CR 1 QSFP-DD to 8xSFP: 1m to 3m lengths 10GBASE-CR QSFP+ to 4xSFP+: 0.5m-5m lengths 40GBASE-CR4 QSFP+ to QSFP+: 0.5m-5m lengths 40GBASE-AOC 3m to 100m lengths 40GBASE-UNIV 150m OM3 / 150m OM4, 500m SM 40GBASE-SRBD 100m OM3 /150m OM4 Duplex MMF 40GBASE-SR4 100m OM3 /150m OM4 Parallel MMF 40GBASE-XSR4 300m OM3 /400m OM4 Parallel MMF 40GBASE-PLRL4 1km (1km 4x10G LR/LRL) 40GBASE-PLR4 10km (10km 4x10G LR/LRL) 40GBASE-LRL4 1km Duplex SM 40GBASE-LR4 10km Duplex SM 40GBASE-ER4 40km Duplex SM Supported Optics and Cables 10GbE SFP+ ports 10GBASE-CR SFP+ to SFP+: 0.5m-5m lengths 10GBASE-AOC SFP+ to SFP+: 3m-30m lengths 10GBASE-SRL 100m OM3 /150m OM4 Duplex MMF 10GBASE-SR 300m OM3 / 400m OM4 Duplex MMF 10GBASE-LRL 1km Duplex SM 10GBASE-LR 10km Duplex SM 10GBASE-ER 40km Duplex SM 10GBASE-ZR 80km Duplex SM 10GBASE-T Up to 30m over Cat6a 10GBASE-DWDM 80km Duplex SM 1GbE SX/LX/TX 550m / 10km / 100m Arista Optics and Cables The Arista 7130LBR Series supports a wide range of pluggable optics and cables. For details about the di fferent optical modules and the minimum EOS Software release required for each of the supported optical modules, visit/uni00A0https://www.arista.com/en/products/ transceivers-cables. 1. 7130LBR QSFP-DD ports operate as 8 x 10G NRZ lanes only. Breakout cables can be used to expose each lane in different groupings and do not add higher speed support.

Optional Components and Spares PWR-1511-AC-RED Arista PSU, 1RU, AC, 1500W, FORWARD, 73.5MM PWR-1511-AC-BLUE Arista PSU, 1RU, AC, 1500W, REVERSE, 73.5MM PWR-1511-DC-RED Arista PSU, 1RU, DC/DC, 1500W, FORWARD, 73.5MM PWR-1511-DC-BLUE Arista PSU, 1RU, DC/DC, 1500W, REVERSE, 73.5MM PWR-2421-HV-RED Arista 2400W HV AC and DC Power Supply, FORWARD, 73.5MM FAN-7011H-F Spare fan module for Arista 7000 Series 1RU High Speed Fan (front-to-rear air/f_low) FAN-7011H-R Spare fan module for Arista 7000 Series 1RU High Speed Fan (rear-to-front air/f_low) KIT-7101-D Spare tool-free accessory kit (v3) for Arista switches. 4-post mount with deep chassis adapters. (2 x C13-C14, 2m) KIT-7101-RK Spare tool-free 4-post mount kit (v3). (Compatible with KIT-ADJ-RLR) KIT-7101-LD-RK Spare extended tool-free 4-post mount kit (v3), includes deep chassis adapters. (82 - 107cm / 32 - 42") KIT-ADJ-RLR Spare adapters for deep tool-free switches (pair) (Compatible with KIT 7101/7102 only) KIT-GND-EXT-1RU Arista 7000 Series 1RU Ground Extender Kit for NEBS compliance. Product Number Product Description DCS-7130LBR-48S6QD-F Arista 7130 Series, with 48 SFP+, 6 QSFP-DD, Layer 1 X-point, 2x VU9P-3 FPGA, R series switch, front-to-rear air, 2xAC DCS-7130LBR-48S6QD-R Arista 7130 Series, with 48 SFP+, 6 QSFP-DD, Layer 1 X-point, 2x VU9P-3 FPGA, R series switch, rear-to-front air, 2xAC DCS-7130LBR-48S6QD# Arista 7130 Series, with 48 SFP+, 6 QSFP-DD, Layer 1 X-point, 2x VU9P-3 FPGA, R series switch, con/f_igurable fans & psu LIC-FIX-4-E Enhanced L3 License for Arista Group 4 Fixed switches, (BGP , OSPF, ISIS, PIM, NAT) LIC-FIX-4-V Virtualization license for Group 4 Arista Fixed switches (VMTracer and VXLAN) LIC-FIX-4-V2 EOS Extensions, Security and Partner Integration license for Arista Group 4 Fixed switches LIC-FIX-4-Z Monitoring & Automation license for Arista Group 4 Fixed switches (ZTP , LANZ, TapAgg, OpenFlow) LIC-FIX-4-FLX-L FLX-Lite License for Arista Fixed switches Group 4 - Full Routing Up to 256K Routes, EVPN, VXLAN, SR, base MPLS LSR (no TE or link/node protection) LIC-FIX-4-FLX FLX License for Arista Fixed switches Group 4 - Full Routing Up to 2M Routes, >24K ACL, EVPN, VXLAN, SR, Adv MPLS LSR with TE or link/node protection 7130LBR Series | Ordering Information Data Sheet

7130LBR Series | Contact Information Warranty The Arista 7130LBR series switches come with a one-year limited hardware warranty, which covers parts, repair, or replacement with a 10 business day turn-around after the unit is received. Service and Support Support services including next business day and 4-hour advance hardware replacement are available. For service depot locations, please see: http://www.arista.com/en/service Headquarters

5453 Great America Parkway

Santa Clara, California 95054 408-547-5500 Support support@arista.com 408-547-5502 866-476-0000 Sales sales@arista.com 408-547-5501 866-497-0000 Copyright 2023 Arista Networks, Inc. The information contained herein is subject to change without notice. Arista, the Arista logo and EOS are trademarks of Arista Networks. Other product or service names may be trademarks or service marks of others. www.arista.com March 25th, 2023 04-0036-03 Data Sheet