PTH12020LAZT.B

PTH12020W TI | Alldatasheet

Document overview

• Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
• PDF pages: 27

Technical content

18-A, 12-V INPUT NON-ISOLATED WIDE-OUTPUT

FEATURES

APPLICATIONS

NOMINAL SIZE = 1.5 in x 0.87 in (38,1 mm x 22,1 mm)

DESCRIPTION

www.ti.com SLTS208I MAY 2003 REVISED MARCH 2009 ADJUST POWER MODULE Complex multi-voltage, multi-processor Up to A Output Current systems 12-V Input Voltage Wide-Output Voltage Adjust (1.2 V to 5.5 V/(0.8 V to 1.8 Efficiencies up to 95% 195 W/in Power Density On/Off Inhibit Output Voltage Sense Pre-Bias Startup Under-Voltage Lockout Auto-Track Sequencing Margin Up/Down Controls Output Over-Current Protection (Non-Latching, Auto-Reset) Over-Temperature Protection Operating Temperature: C to C Point-of-Load Alliance POLA Compatible Safety Agency Approvals: UL/IEC/CSA-22.2 60950-1 The PTH12020 series of non-isolated power modules offers OEM designers a combination of high performance, small footprint, and industry leading features. As part of a new class of power modules, these products provide designers with the flexibility to power the most complex multi-processor digital systems using off-the-shelf catalog parts. The series employs double-sided surface mount construction and provides highperformance step-down power conversion for up to 18A of output current from a 12-V input bus voltage. The output voltage of the W-suffix parts can be set to any value over the range, 1.2V to 5.5V. The L-suffix parts have an adjustment range of 0.8V to 1.8V. The output voltage is set using a single resistor. This series includes Auto-Track sequencing. Auto-Track sequencing simplifies the task of supply voltage sequencing in a power system by enabling modules to track each other, or any external voltage, during power up and power down. Other operating inhibit, output voltage adjust (trim), margin up/down controls, and the ability to start up into an existing output voltage or prebias. For improved load regulation, an output voltage sense is provided. A non-latching over-current trip and overtemperature shutdown feature protects against load faults. Target multivoltage, multiprocessor systems that incorporate the industry s high-speed DSPs, microprocessors and bus drivers. For start-up into a non-prebiased output, review page in the Application Information section. For start-up into a prebiased output, review page in the Application Information section. Please be aware that an important notice concerning availability, standard warranty, and use in critical sheet. POLA, TMS320 are trademarks of Texas Instruments. PRODUCTION DATA information is current as of publication date. Copyright 2003 2009, Texas Instruments Incorporated Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

(Top View) 10 9 8 GND GND L O A D Track Margin Down Margin Up VIN Inhibit VOUT VO Sense R SET+ C IN 560 /C0109F (Required) + C OUT 330 /C0109F (Optional) ABSOLUTE MAXIMUM RATINGS PTH12020W/L SLTS208I MAY 2003 REVISED MARCH 2009 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. STANDARD APPLICATION ORDERING INFORMATION For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com over operating free-air temperature range unless otherwise noted (1) UNIT V track Track input 0.3V to V I +0.3 V T A Operating temperature Over V I Range 40C to 85C range PTH12020WAH Surface temperature of module body or pins T wave Wave solder temperature 260 C (2) seconds maximum) PTH12020WAD PTH12020WAS 235 C (2) T reflow Solder reflow temperature Surface temperature of module body or pins PTH12020WAZ 260 C (2) T stg Storage temperature Storage temperature of module removed from shipping package C to 125 C T pkg Packaging temperature Shipping Tray or Tape and Reel storage or bake temperature C Mechanical shock Per Mil-STD-883D, Method 2002.3 msec, Sine, mounted 500 G Mechanical vibration Mil-STD-883D, Method 2007.2 20-2000 Hz G Weight grams Flammability Meets UL 94V-O (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) During soldering of package version, do not elevate peak temperature of the module, pins or internal components above the stated maximum. Submit Documentation Feedback Copyright 2003 2009, Texas Instruments Incorporated Product Folder Link(s) PTH12020W/L

www.ti.com SLTS208I MAY 2003 REVISED MARCH 2009 T A V I =12 V O 3.3 C I 560 µ C O µ and I o I omax (unless otherwise noted) PTH12020W PARAMETER TEST CONDITIONS UNIT MIN TYP MAX 60C, 200 LFM airflow (1) I O Output current A 25C, natural convection (1) V I Input voltage range Over I o range 10.8 13.2 V V o tol Set-point voltage tolerance (2) o Δ Reg temp Temperature variation C T A C 0.5 o Δ Reg line Line regulation Over V I range mV Δ Reg load Load regulation Over I o range mV Δ Reg tot Total output variation Includes set-point, line, load, 40C T A C (2) o Δ V adj Output voltage adjust range Over V I range 1.2 5.5 V R SET 280 Ω V o 5.0 V 95% R SET 2.0 k Ω V o 3.3 V 93% R SET 4.32 k Ω V o 2.5 V 92% η Efficiency I O A R SET 11.5 k Ω V o 1.8 V 90% R SET 24.3 k Ω V o 1.5 V 88% R SET open ckt., V o 1.2 V 86% Vo 2.5 V mVpp V r V o ripple (pk-pk) MHz bandwidth Vo 2.5 V o I o trip Over-current threshold Reset, followed by auto-recovery A t tr Recovery time µ Sec A/s load step, to 100% Transient response I o max,C out =330 µ F Δ V tr V o over/undershoot mV Δ V o margin Margin up/down adjust I IL margin Margin input current (pins /10) Pin to GND (3) µ A I IL track Track input current (pin Pin to GND 0.13 (3) mA dV track /dt Track slew rate capability C out C out (max) V/ms V I increasing 9.7 10.4 UVLO Undervoltage lockout V V I decreasing 8.8 9.2 V IH Input high voltage, Referenced to GND Open (4) V V IL Inhibit control (pin Input low voltage, Referenced to GND 0.2 0.5 I IL Input low current, Pin to GND 0.24 mA I I Input standby current Inhibit (pin to GND, Track (pin open mA ƒ s Switching frequency Over V I and I o ranges 260 320 380 kHz C I External input capacitance 560 (5) µ F Non-ceramic 330 (6) 9900 (7) Capacitance value µ F C O External output capacitance Ceramic 300 Equivalent series resistance (non-ceramic) (8) m Ω MTBF Reliability Per Bellcore TR-332, 50% stress, T A ground benign 5.3 Hrs (1) See SOA curves or consult factory for appropriate derating. (2) The set-point voltage tolerance is affected by the tolerance and stability of R SET The stated limit is unconditionally met if RSET has a tolerance of 1%, with 100 ppm/ C or better temperature stability. (3) A small low-leakage 100 nA) MOSFET is recommended to control this pin. The open-circuit voltage is less than Vdc. (4) This control pin is pulled up to an internal supply voltage. If this input is left open-circuit the module will operate when input power is applied. A small low-leakage 100 nA) MOSFET or open-drain/collector voltage supervisor IC is recommended for control. Do not place an external pull-up on this pin. For further information, consult the related application note. (5) A 560 µ F electrolytic input capacitor is required for proper operation. The capacitor must be rated for a minimum of 800 mA rms of ripple current. (6) An external output capacitor is not required for basic operation. Adding 330 µ F of distributed capacitance at the load will improve the transient response. (7) This is the calculated maximum. The minimum ESR limitation will often result in a lower value. When controlling the Track pin using a voltage supervisor, the maximum output capacitance is reduced to 6600 µ Consult the application notes for further guidance. (8) This is the typical ESR for all the electrolytic (non-ceramic) output capacitance. Use m Ω as the minimum when using max-ESR values to calculate. Copyright 2003 2009, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s) PTH12020W/L

www.ti.com T A V I =12 V O 1.8 C I 560 µ C O µ and I o I omax (unless otherwise noted) PTH12020L PARAMETER TEST CONDITIONS UNIT MIN TYP MAX 200 LFM airflow (1) I O Output current A natural convection (1) V I Input voltage range Over I o range 10.8 13.2 V V o tol Set-point voltage tolerance (2) o Δ Reg temp Temperature variation 40C T A C 0.5 o Δ Reg line Line regulation Over V I range mV Δ Reg load Load regulation Over I o range mV Δ Reg tot Total output variation Includes set-point, line, load, C T A C (2) o Δ V adj Output voltage adjust range Over V I range 0.8 1.8 V R SET 130 Ω V o 1.8 V 89% R SET 3.57 k Ω V o 1.5 V 87% η Efficiency I O A R SET 12.1 k Ω V o 1.2 V 85% R SET 32.4 k Ω V o 1.0 V 83% R SET open cct., V o 0.8 V 80% V r V o ripple (pk-pk) MHz bandwidth o I o trip Over-current threshold Reset, followed by auto-recovery A t tr Recovery time µ Sec µ s load step, to Transient response 100% I o max,C out 330 µ F Δ V tr V o over/undershoot mV Δ V o margin Margin up/down adjust I IL margin Margin input current (pins /10) Pin to GND (3) µ A I IL track Track input current (pin Pin to GND 0.13 (3) mA dV track /dt Track slew rate capability C out C out (max) V/ms V I increasing 9.7 10.4 UVLO Undervoltage lockout V V I decreasing 8.8 9.2 V IH Input high voltage, Referenced to GND Open (4) V V IL Inhibit control (pin Input low voltage, Referenced to GND 0.2 0.5 I IL Input low current, Pin to GND 0.24 mA I I Input standby current Inhibit (pin to GND, Track (pin open mA ƒ s Switching frequency Over V I and I o ranges 200 250 300 kHz C I External input capacitance 560 (5) F Non-ceramic 330 (6) 9900 (7) Capacitance value µ F C O External output capacitance Ceramic 300 Equivalent series resistance (non-ceramic) (8) m Ω MTBF Reliability Per Bellcore TR-332, 50% stress, T A ground benign 5.3 Hrs (1) See SOA curves or consult factory for appropriate derating. (2) The set-point voltage tolerance is affected by the tolerance and stability of RSET. The stated limit is unconditionally met if RSET has a tolerance of 1%, with 100 ppm/ C or better temperature stability. (3) A small low-leakage 100 nA) MOSFET is recommended to control this pin. The open-circuit voltage is less than Vdc. (4) This control pin is pulled up to an internal supply voltage. If this input is left open-circuit the module will operate when input power is applied. A small low-leakage 100 nA) MOSFET or open-drain/collector voltage supervisor IC is recommended for control. Do not place an external pull-up on this pin. For further information, consult the related application note. (5) A 560 µ F electrolytic input capacitor is required for proper operation. The capacitor must be rated for a minimum of 800 mA rms of ripple current. (6) An external output capacitor is not required for basic operation. Adding 330 µ F of distributed capacitance at the load will improve the transient response. (7) This is the calculated maximum. The minimum ESR limitation will often result in a lower value. When controlling the Track pin using a voltage supervisor, the maximum output capacitance is reduced to 6600 µ Consult the application notes for further guidance. (8) This is the typical ESR for all the electrolytic (non-ceramic) output capacitance. Use m Ω as the minimum when using max-ESR values to calculate. Submit Documentation Feedback Copyright 2003 2009, Texas Instruments Incorporated Product Folder Link(s) PTH12020W/L

I (1) (2) 100 0 3 6 9 12 15 18 Output Ripple − mV IO − Load Current − A VO = 5 V VO = 3.3 V VO = 2.5 V VO = 1.8 V VO = 1.5 V VO = 1.2 V VO = 2 V (See Note A) 100 0 3 6 9 12 15 18 VO = 5 V VO = 3.3 V VO = 2.5 V VO = 2 V VO = 1.8 V VO = 1.5 V VO = 1.2 V Efficiency − % IO − Load Current − A (See Note A) 0 5 10 15 IO − Load Current − A VO = 5 V VO = 3.3 V VO = 2.5 V VO = 1.8 V VO = 1.5 V VO = 1.2 V VO = 2 V − Power Dissipation − WPD (See Note A) 0 3 6 9 12 15 18

400 LFM

200 LFM

100 LFM

VO = 2.5 V TA − Ambient Temperature −/C0053C IO − Load Current − A (See Note B) 0 3 6 9 9 9 12 15 18 VO = 5 V TA − Ambient Temperature −/C0053C IO − Load Current − A (See Note B) 0 3 6 VO = 1.8 V TA − Ambient Temperature −/C0053C IO − Load Current − A 9 12 15 18 (See Note B) PTH12020W/L www.ti.com SLTS208I MAY 2003 REVISED MARCH 2009 EFFICIENCY OUTPUT RIPPLE POWER DISSIPATION vs vs vs LOAD CURRENT LOAD CURRENT LOAD CURRENT Figure Figure Figure TEMPERATURE DERATING TEMPERATURE DERATING TEMPERATURE DERATING vs vs vs OUTPUT CURRENT OUTPUT CURRENT OUTPUT CURRENT Figure Figure Figure (1) Note The electrical characteristic data has been developed from actual products tested at This data is considered typical for the converter. Applies to Figure Figure and Figure (2) Note The temperature derating curves represent the conditions at which internal components are at or below the manufacturer s maximum operating temperatures. Derating limits apply to modules soldered directly to a inch inch double-sided PCB with 1oz. copper. For surface mount products (AS and AZ suffix), multiple vias (plated through holes) are required to add thermal paths around the power pins. Please refer to the mechanical specification for more information. Applies to Figure Figure and Figure Copyright 2003 2009, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s) PTH12020W/L

I (1) (2) 0 3 6 9 12 15 18 VO = 0.8 V VO = 1.8 V VO = 1.5 V (See Note A) IO − Load Current − A Output Ripple − mV 0 3 6 9 12 15 18 (See Note A) VO = 1V VO = 1.2 V IO − Load Current − A VO = 0.8 V VO = 1.8 V VO = 1.5 V Output Ripple − mV 100 0 3 6 9 12 15 18 (See Note A) VO = 1 V VO = 1.8 V VO = 1.5 V VO = 1.2 V Efficiency − % IO − Load Current − A VO = 0.8 V 0 3 6 9 12 15 18 VO = ≤1.8 V TA − Ambient Temperature −/C0053C IO − Load Current − A (See Note B) PTH12020W/L SLTS208I MAY 2003 REVISED MARCH 2009 www.ti.com EFFICIENCY OUTPUT RIPPLE POWER DISSIPATION vs vs vs LOAD CURRENT LOAD CURRENT LOAD CURRENT Figure Figure Figure TEMPERATURE DERATING vs OUTPUT CURRENT Figure 10. (1) Note The electrical characteristic data has been developed from actual products tested at This data is considered typical for the converter. Applies to Figure Figure and Figure (2) Note The temperature derating curves represent the conditions at which internal components are at or below the manufacturer s maximum operating temperatures. Derating limits apply to modules soldered directly to a inch inch double-sided PCB with 1oz. copper. For surface mount products (AS and AZ suffix), multiple vias (plated through holes) are required to add thermal paths around the power pins. Please refer to the mechanical specification for more information. Applies to Figure Submit Documentation Feedback Copyright 2003 2009, Texas Instruments Incorporated Product Folder Link(s) PTH12020W/L

(Top View) 10 9 8 543 PTH12020W/L www.ti.com SLTS208I MAY 2003 REVISED MARCH 2009 TERMINAL FUNCTIONS TERMINAL NO. V I The positive input voltage power node to the module, which is referenced to common GND. V O The regulated positive power output with respect to the GND node. This is the common ground connection for the Vin and Vout power connections. It is also the VDC reference for the GND control inputs. The Inhibit pin is an open-collector/drain negative logic input that is referenced to GND. Applying a lowlevel ground signal to this input disables the module s output and turns off the output voltage. When the Inhibit control is active, the input current drawn by the regulator is significantly reduced. If the inhibit feature is not used, the control pin should be Inhibit left open-circuit. The module will then produce an output whenever a valid input source is applied. Do not place an external pull-up on this pin. For power-up into a non-prebiased output, it is recommended that AutoTrack be utilized for On/Off control. See the Application Information for additional details. A resistor must be connected directly between this pin and GND (pin to set the output voltage of the module higher than its lowest value. The temperature stability of the resistor should be 100 ppm/ C (or better). The set point range is 1.2 V to 5.5 V for W-suffix devices, and 0.8 V to 1.8 V for L-suffix devices. The resistor value required for a V O given output voltage may be calculated using a formula. If left open circuit, the module output voltage will default to its Adjust lowest value. For further information on output voltage adjustment consult the related application note. The specification table gives the preferred resistor values for a number of standard output voltages. V O The sense input allows the regulation circuit to compensate for voltage drop between the module and the load. For Sense optimal voltage accuracy V o Sense should be connected to V out It can also be left disconnected. This is an analog control input that enables the output voltage to follow an external voltage. This pin becomes active typically ms after the input voltage has been applied, and allows direct control of the output voltage from V up to the nominal set-point voltage. Within this range the output will follow the voltage at the Track pin on a volt-for-volt basis. When the control voltage is raised above this range, the module regulates at its set-point voltage. The feature allows Track the output voltage to rise simultaneously with other modules powered from the same input bus. If unused this input should be connected to Vin. NOTE: Due to the under-voltage lockout feature, the output of the module cannot follow its own input voltage during power up. For more information, consult the related application note. When this input is asserted to GND, the output voltage is decreased by from the nominal. The input requires an Margin open-collector (open-drain) interface. It is not TTL compatible. A lower percent change can be accomodated with a Down series resistor. For further information, consult the related application note. When this input is asserted to GND, the output voltage is increased by 5%. The input requires an open-collector Margin (open-drain) interface. It is not TTL compatible. The percent change can be reduced with a series resistor. For further Up information, consult the related application note. Copyright 2003 2009, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s) PTH12020W/L

R SET , 1% VO Sense VOUT C OUT 330 /C0109F Equation Output Voltage Adjust R set/C004310 k/C0087/C00320.8 V V out/C0042V min /C0042R s k/C0087 (1) PTH12020W/L SLTS208I MAY 2003 REVISED MARCH 2009 www.ti.com The V O Adjust control (pin sets the output voltage of the PTH12020W/L. The adjustment range is from 1.2 V to 5.5V for the W-suffix modules, and 0.8V to 1.8V for L-suffix modules. The adjustment method requires the addition of a single external resistor, R SET that must be connected directly between the V O Adjust and GND pins (1) Table gives the standard value of the external resistor for a number of standard voltages, along with the actual output voltage that this resistance value provides. For other output voltages the value of the required resistor can either be calculated using Equation or simply selected from the range of values given in Table Figure shows the placement of the required resistor. Table Standard Values of R set for Standard Output Voltages PTH12020W PTH12020L V O (V) V O (V) V O (V) R SET Ω R SET Ω (Req'd) (Actual) (Actual) V 0.280 5.009 N/A N/A 3.3 V 2.0 3.294 N/A N/A 2.5 V 4.32 2.503 N/A N/A V 8.06 2.010 N/A N/A 1.8 V 11.5 1.801 0.130 1.800 1.5 V 24.3 1.506 3.57 1.499 1.2 V Open 1.200 12.1 1.201 1.1 V N/A N/A 18.7 1.101 1.0 V N/A N/A 32.4 0.999 0.9 V N/A N/A 71.5 0.901 0.8 V N/A N/A Open 0.800 (1) Use a 0.05-W, tolerance with temperature stability of 100 ppm/ C (or better) for Rset. Place the resistor directly between pins and using dedicated PCB traces. (2) Never connect capacitors from V O Adjust to either GND or V O Any capacitance added to the V O Adjust pin will affect the stability of the regulator. Figure 11. V o Adjust Resistor Placement Use Equation to calculate the adjust resistor value. See Table for parameters, R s and V min Table Adjust Equation Parameters PARAMETER PTH12020W PTH12020L V (MIN) 1.2 V 0.8 V R S 1.82 k Ω 7.87 k Ω Submit Documentation Feedback Copyright 2003 2009, Texas Instruments Incorporated Product Folder Link(s) PTH12020W/L

www.ti.com SLTS208I MAY 2003 REVISED MARCH 2009 Table Output Voltage Set-Point Resistor Values PTH12020W PTH12020L V OUT (V) R SET Ω V OUT (V) R SET Ω V OUT R SET Ω 1.200 Open 2.70 3.51 0.800 Open 1.225 318.0 2.75 3.34 0.825 312.0 1.250 158.0 2.80 3.18 0.850 152.0 1.275 105.0 2.85 3.03 0.875 98.8 1.300 78.2 2.90 2.89 0.900 72.1 1.325 67.2 2.95 2.75 0.925 56.1 1.350 51.5 3.00 2.62 0.950 45.5 1.375 43.9 3.05 2.50 0.975 37.8 1.400 38.2 3.10 2.39 1.000 32.1 1.425 33.7 3.15 2.28 1.025 27.7 1.450 30.2 3.20 2.18 1.050 24.1 1.475 27.3 3.25 2.08 1.075 21.2 1.50 24.8 3.30 1.99 1.100 18.8 1.55 21.0 3.35 1.90 1.125 16.7 1.60 18.2 3.40 1.82 1.150 15.0 1.65 16.0 3.50 1.66 1.175 13.5 1.70 14.2 3.60 1.51 1.200 12.1 1.75 12.7 3.70 1.38 1.225 11.0 1.80 11.5 3.80 1.26 1.250 9.91 1.85 10.5 3.90 1.14 1.275 8.97 1.90 9.61 4.00 1.04 1.300 8.13 1.95 8.85 4.10 0.939 1.325 7.37 2.00 8.18 4.20 0.847 1.350 6.68 2.05 7.59 4.30 0.761 1.375 6.04 2.10 7.07 4.40 0.680 1.400 5.46 2.15 6.60 4.50 0.604 1.425 4.93 2.20 6.18 4.60 0.533 1.450 4.44 2.25 5.80 4.70 0.466 1.475 3.98 2.30 5.45 4.80 0.402 1.50 3.56 2.35 5.14 4.90 0.342 1.55 2.8 2.40 4.85 5.00 0.285 1.60 2.13 2.45 4.58 5.10 0.231 1.65 1.54 2.50 4.33 5.20 0.180 1.70 1.02 2.55 4.11 5.30 0.131 1.75 0.551 2.60 3.89 5.40 0.085 1.80 0.130 2.65 3.70 5.50 0.041 Copyright 2003 2009, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s) PTH12020W/L

(Optional) Ceramic Capacitor Tantalum Capacitors Capacitor Table PTH12020W/L SLTS208I MAY 2003 REVISED MARCH 2009 www.ti.com The recommended input capacitance is determined by the 560 µ F minimum capacitance and 800 mArms minimum ripple current rating. Ripple current, less than 100 m Ω equivalent series resistance (ESR), and temperature are major considerations when selecting input capacitors. Unlike polymer-tantalum capacitors, regular tantalum capacitors are not recommended for the input bus. These capacitors require a recommended minimum voltage rating of (maximum DC voltage AC ripple). This is standard practice to ensure reliability. There were no tantalum capacitors, with sufficient voltage rating, found to meet this requirement. When the operating temperature is below the ESR of aluminum electrolytic capacitors increases. For these Os-Con, polymer-tantalum, and polymer-aluminum types should be considered. Adding a 10- µ F ceramic capacitor to the input will reduce the ripple current reflected into the input source. For transients, the regulator response will benefit from external output capacitance. The recommended output capacitance of 330 µ F will allow the module to meet its transient response specification (see product data sheet). For most applications, a high quality computer-grade aluminum electrolytic capacitor is adequate. These capacitors provide decoupling over the frequency range, kHz to 150 kHz, and are suitable when ambient temperatures are above For operation below tantalum, ceramic, or Os-Con type capacitors are recommended. When using one or more non-ceramic capacitors, the calculated equivalent ESR should be no lower than m Ω m Ω using the manufacturer's maximum ESR for a single capacitor). A list of preferred low-ESR type capacitors are identified in Table Above 150 kHz the performance of aluminum electrolytic capacitors is less effective. Multilayer ceramic capacitors have very low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output. When used on the output their combined ESR is not critical as long as the total value of ceramic capacitance does not exceed 300 µ Also, to prevent the formation of local resonances, do not place more than five identical ceramic capacitors in parallel with values of µ F or greater. Tantalum type capacitors can only be used on the output bus, and are recommended for TPS, Sprague 593D/594/595 and Kemet T495/T510 capacitor series are suggested over many other tantalum types due to their higher rated surge, power dissipation, and ripple current capability. As a caution many general purpose tantalum capacitors have considerably higher ESR, reduced power dissipation and lower ripple current capability. These capacitors are also less reliable as they have reduced power dissipation and surge current ratings. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications. When specifying Os-con and polymer tantalum capacitors for the output, the minimum ESR limit will be encountered well before the maximum capacitance value is reached. Table identifies the characteristics of capacitors from a number of vendors with acceptable ESR and ripple current (rms) ratings. The recommended number of capacitors required at both the input and output buses is identified for each capacitor type. This is not an extensive capacitor list. Capacitors from other vendors are available with comparable specifications. Those listed are for guidance. The RMS ripple current rating and ESR (at 100 kHz) are critical parameters necessary to insure both optimum regulator performance and long capacitor life. Submit Documentation Feedback Copyright 2003 2009, Texas Instruments Incorporated Product Folder Link(s) PTH12020W/L

www.ti.com SLTS208I MAY 2003 REVISED MARCH 2009 Table Input/Output Capacitors (1) Capacitor Characteristics Quantity Max Ripple CapacitorVendor, Vendor Working Max ESR Optional Value Current at Physical Size Input Type/Series (Style) Part Number Voltage at 100 kHz Output µ C RMS (mm) Bus (V) Ω Bus (mA) Panasonic, Aluminum 330 0.090 775 12.5 EEUFC1E331 FC (Radial) 560 0.065 1205 12.5 EEUFC1E561S FK (SMD) 1,000 0.060 1100 12.5 13.5 EEVFK1E102Q FK (SMD) 680 0.060 1100 12.5 13.5 EEVFK1V681Q United Chemi-Con LXZ, Aluminum (Radial) 330 0.090 760 12.5 LXZ25VB331M10X12LL LXZ, Aluminum (Radial) 680 0.068 1050 LXZ16VB681M10X16LL PS, Poly-Aluminum (Radial) 330 0.014 5060 12.5 16PS330MJ12 PXA, Poly-Aluminum (SMD) 330 0.014 5050 12.2 PXA16VC331MJ12TP Nichicon, Aluminum (PM) 560 0.060 1060 12.5 UPM1E561MHH6 HD (Radial) 680 0.038 1430 UHD1C681MHR PM (Radial) 560 0.048 1360 UPM1V561MHH6 Panasonic, Poly-Aluminum S/SE (SMD) 6.3 180 0.005 4000 7.3 4.3 4.2 N/R (2) EEFSE0J181R o 5.1V) Samyo TP, Poscap 330 0.025 3000 7.3 4.3x3.8 N/R (2) 10TPE330M SEQP, Os-Con 330 0.018 3500 10.5 (3) 16SP270M SVP, Os-Con (SMD) 330 0.016 4700 16SVP330M AVX, Tantalum, Series III 470 0.045 1723 7.3 5.7 4.1 N/R (2) TPSE477M010R0045 o 5.1V) TPS (SMD) 330 0.045 1723 7.3 5.7 4.1 N/R (2) TPSE337M010R0045 o 5.1V) Kemet (SMD) T520, Poly-Tant 330 0.040 1800 7.3x4.3 4.0 N/R (2) T520X337M010AS T530, Poly-Tant/Organic 330 0.010 3800 7.3x4.3 4.0 N/R (2) T530X337M010ASE010 6.3 470 0.010 4200 7.3x4.3 4.0 N/R (2) T530X477M006ASE010(V o 5.1V) Vishay-Sprague 595D, Tantalum (SMD) 470 0.100 1440 mA 7.2 4.1 N/R (2) 595D477X0010R2T(V o 5.1V) 94SA, Os-con (Radial) 1,000 0.015 9740 94SA108X0016HBP 94SVP 330 0.017 4580 12,7 94SVP337X0016F12 Kemet, Ceramic X5R (SMD) 0.002 1210 case (4) C1210C106M4PAC 6.3 0.002 3225 mm N/R (2) C1210C476K9PAC Murata, Ceramic X5R (SMD) 6.3 100 0.002 1210 case N/R (2) GRM32ER60J107M 3225 (4) GRM32ER61C476K (4) GRM32ER61C226K (4) GRM32DR61C106K TDK, Ceramic X5R (SMD) 6.3 100 0.002 1210 case N/R (2) C3225X5R0J107MT 6.3 3225 N/R (2) C3225X5R0J476MT (4) C3225X5R1C226MT (4) C3225X5R1C106MT (1) Capacitor Supplier Verification 1.Please verify availability of capacitors identified in this table. Capacitor suppliers may recommend alternative part numbers because of limited availability or obsolete products. In some instances, the capacitor product life cycle may be in decline and have short-term consideration for obsolescence. RoHS, Lead-free and Material Details 2.Please consult capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements. Component designators or part number deviations can occur when material composition or soldering requirements are updated. (2) N/R Not recommended. The voltage rating does not meet the minimum operating limits. (3) Total capacitance of 540 µ F is acceptable based on the combined ripple current rating. (4) Ceramic capacitors may be used to complement electrolytic types at the input to further reduce high-frequency ripple current. Copyright 2003 2009, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s) PTH12020W/L

www.ti.com The transient response of the DC/DC converter has been characterized using a load transient with a di/dt of 1A/ µ The typical voltage deviation for this load transient is given in the data sheet specification table using the optional value of output capacitance. As the di/dt of a transient is increased, the response of a converter's regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent limitation with any DC/DC converter once the speed of the transient exceeds its bandwidth capability. If the target application specifies a higher di/dt or lower voltage deviation, the requirement can only be met with additional output capacitor decoupling. In these cases special attention must be paid to the type, value and ESR of the capacitors selected. If the transient performance requirements exceed that specified in the data sheet, or the total amount of load capacitance is above 3000 µ the selection of output capacitors becomes more important. Submit Documentation Feedback Copyright 2003 2009, Texas Instruments Incorporated Product Folder Link(s) PTH12020W/L

www.ti.com SLTS208I MAY 2003 REVISED MARCH 2009 The PTH/PTV family of non-isolated, wide-output adjustable power modules are optimized for a flexible, high performance module that is small in size. Each of these products are POLA compatible. POLA-compatible products are produced by a number of manufacturers, and offer customers advanced, nonisolated modules with the same footprint and form factor. POLA parts are also ensured to be interoperable, thereby, providing customers with second-source availability. From the basic, Just Plug it In functionality of the 6-A modules, to the 30-A rated feature-rich PTHxx030, these products were designed to be very flexible, yet simple to use. The product. Table provides a quick reference to the voltage. Table Operating (V) I O (A) Adjust On/Off Over- Prebias Auto- Margin Output Thermal (Trim) Inhibit Current Startup Track Up/Down Sense Shutdown 3.3 PTHxx050 3.3 PTHxx060 3.3 PTHxx010 PTVxx010 3.3 PTHxx020 PTVxx020 3.3 PTHxx030 For simple point-of-use applications, the PTH12050 (6A) provides operating inhibit, output voltage trim, prebias start-up and overcurrent protection. The PTH12060 (10A), and PTH12010 (12A) include an output voltage sense, and margin up/down controls. Then the higher output current, PTH12020 (18A) and PTH12030 (26A) products incorporate overtemperature shutdown protection. The PTV12010 and PTV12020 are similar parts offered in a vertical, single in-line pin (SIP) profile, at slightly lower current ratings. All of the products referenced in Table include Auto-Track This feature was specifically designed to simplify the task of sequencing the supply voltages in a power system. This and other sections. Copyright 2003 2009, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s) PTH12020W/L

A NON-PREBIASED OUTPUT AUTO-TRACK FUNCTION UDG−06074 R SET 2 kΩ 0.1 W 1 % C O 330 µFC I 560 µF 8 1 7 3910 PTH12060W GND L O A D BSS1381=Turn−Off Margin Down Margin Up Inhibit Track GND GND VoAdj VO VO VO Sense VI PTH12020W/L SLTS208I MAY 2003 REVISED MARCH 2009 www.ti.com The Auto-Track function is unique to the PTH/PTV family, and is available with all POLA products. Auto-Track was designed to simplify the amount of circuitry required to make the output voltage from each module power up and power down in sequence. The sequencing of two or more supply voltages during power up is a common requirement for complex mixed-signal family, microprocessors, and ASICs. Basic Power-Up using Auto-Track For control, each series of the PTH family incorporates the track control pin. The Auto-Track feature should be used instead of the inhibit feature wherever there is a requirement for the output voltage from the regulator to be turned on/off. Figure shows the typical application for basic start-up. Note the discrete transistor (Q1). The track input has its own internal pull-up to a potential of V to 13.2 V The input is not compatible with TTL logic devices. An open-collector (or open-drain) discrete transistor or supply voltage supervisor (TPS3808 or TPS7712) is recommended for control. Figure 12. Basic Start-up Control Circuit Turning on applies a low voltage to the track control pin and disables the output of the module. If is then turned off, the output ramps immediately to the regulated output voltage. A regulated output voltage is produced within ms. With the initial application of the input source voltage, the track pin must be held low (Q1 turned ON) for at least ms. Figure shows the typical rise in both the output voltage and input current, following the turn off of Q1. The turn off of corresponds to the rise in the waveform, Vds. The waveforms were measured with a 10-A constant current load. Submit Documentation Feedback Copyright 2003 2009, Texas Instruments Incorporated Product Folder Link(s) PTH12020W/L

Q1V DS (2 V/div) VO (2 V/div) II (2 A/div) t − Time − 40 ms/div PTH12020W/L www.ti.com SLTS208I MAY 2003 REVISED MARCH 2009 Figure 13. Power-Up from Track Control NOTE: If a prebias condition is not present, it is highly recommended that the Track control pin be used for controlled power-up and power-down. If Track control is not used, the output voltage starts up and overshoots by as much as 10%, before settling at the output voltage setpoint. How Auto-Track Works Auto-Track works by forcing the module output voltage to follow a voltage presented at the Track control pin (1) This control range is limited to between V and the module set-point voltage. Once the track-pin voltage is raised above the set-point voltage, the module output remains at its set-point (2) As an example, if the Track pin of a 2.5-V regulator is at the regulated output is If the voltage at the Track pin rises to the regulated output does not go higher than 2.5 When under Auto-Track control, the regulated output from the module follows the voltage at its Track pin on a volt-for-volt basis. By connecting the Track pin of a number of these modules together, the output voltages follow a common signal during power up and power down. The control signal can be an externally generated master ramp waveform, or the output voltage from another power supply circuit (3) For convenience, the Track input incorporates an internal RC-charge circuit. This operates off the module input voltage to produce a suitable rising waveform at power up. Copyright 2003 2009, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s) PTH12020W/L

www.ti.com Typical Auto-Track Application The basic implementation of Auto-Track allows for simultaneous voltage sequencing of a number of Auto-Track compliant modules. Connecting the Track inputs of two or more modules forces their track input to follow the same collective RC-ramp waveform, and allows their power-up sequence to be coordinated from a common Track control signal. This can be an open-collector (or open-drain) device, such as a power-up reset voltage supervisor IC. See in Figure To coordinate a power-up sequence, the Track control must first be pulled to ground potential through R TRK as defined in Figure This should be done at or before input power is applied to the modules. The ground signal should be maintained for at least ms after input power has been applied. This brief period gives the modules time to complete their internal soft-start initialization (4) enabling them to produce an output voltage. A low-cost supply voltage supervisor IC, that includes a built-in time delay, is an ideal component for automatically controlling the Track inputs at power up. Figure shows how the TL7712A supply voltage supervisor IC (U3) can be used to coordinate the sequenced power up of two 12-V input Auto-Track modules. The output of the TL7712A supervisor becomes active above an input voltage of 3.6 enabling it to assert a ground signal to the common track control well before the input voltage has reached the module's undervoltage lockout threshold. The ground signal is maintained until approximately ms after the input voltage has risen above U3's voltage threshold, which is 10.95 The 43-ms time period is controlled by the capacitor C3. The value of 3.3 µ F provides sufficient time delay for the modules to complete their internal soft-start initialization. The output voltage of each module remains at zero until the track control voltage is allowed to rise. When removes the ground signal, the track control voltage automatically rises. This causes the output voltage of each module to rise simultaneously with the other modules, until each reaches its respective set-point voltage. Figure shows the output voltage waveforms from the circuit of Figure after input voltage is applied to the circuit. The waveforms, V O and V O represent the output voltages from the two power modules, (3.3 and (1.8 V), respectively. V TRK V O and V O are shown rising together to produce the desired simultaneous power-up characteristic. The same circuit also provides a power-down sequence. When the input voltage falls below U3's voltage threshold, the ground signal is re-applied to the common track control. This pulls the track inputs to zero volts, forcing the output of each module to follow, as shown in Figure In order for a simultaneous power-down to occur, the track inputs must be pulled low before the input voltage has fallen below the modules' undervoltage lockout. This is an important constraint. Once the modules recognize that a valid input voltage is no longer present, their outputs can no longer follow the voltage applied at their track input. During a power-down sequence, the fall in the output voltage from the modules is limited by the maximum output capacitance and the Auto-Track slew rate. If the Track pin is pulled low at a slew rate greater than V/ms, the discharge of the output capacitors will induce large currents which could exceed the peak current rating of the module. This will result in a reduction in the maximum allowable output capacitance as listed in the Electrical Characteristics table. When controlling the Track pin of the PTH12060W using a voltage supervisor IC, the slew rate is increased, therefore C O max is reduced to 2200 µ Notes on Use of Auto-Track The Track pin voltage must be allowed to rise above the module set-point voltage before the module regulates at its adjusted set-point voltage. The Auto-Track function tracks almost any voltage ramp during power up, and is compatible with ramp speeds of up to V/ms. The absolute maximum voltage that may be applied to the Track pin is the input voltage V I The module cannot follow a voltage at its track control input until it has completed its soft-start initialization. This takes about ms from the time that a valid voltage has been applied to its input. During this period, it is recommended that the Track pin be held at ground potential. The Auto-Track function is disabled by connecting the Track pin to the input voltage I When Auto-Track is disabled, the output voltage rises at a quicker and more linear rate after input power has been applied. Submit Documentation Feedback Copyright 2003 2009, Texas Instruments Incorporated Product Folder Link(s) PTH12020W/L

N = Number of Track pins connected together 10 kΩ # RTRK = 100 Ω / N VI = 12 V Vo1 = 3.3 V R SET1 C O1 C PTH12050W Track VI VO GNDInhibit Adjust TL7712A VCC GND SENSE RESIN REF CT RESET RESET C TC REF R RST Vo2 = 1.8 V C O2 C PTH12060W 9 8 Track VI VO GNDInhibit Up Dn Sense Adjust SET2 R TRK # 2.0 kΩ 11.5 kΩ 0.1 µF 3.3 µF 50 Ω R t − Time − 20 ms/div VTRK (1 V/div) V01 (1 V/div) V02 (1 V/div) t − Time − 400 µs/div VTRK (1 V/div) V01 (1 V/div) V02 (1 V/div) PTH12020W/L www.ti.com SLTS208I MAY 2003 REVISED MARCH 2009 Figure 14. Sequenced Power Up and Power Down Using Auto-Track Figure 15. Simultaneous Power Up With Auto-Track Figure 16. Simultaneous Power Down with Auto-Track Control Control Copyright 2003 2009, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s) PTH12020W/L

A PREBIASED OUTPUT START-UP USING INHIBIT CONTROL t − Time − 10 ms/div VO 1 (1 V/div) VO 2 (1 V/div) IO 2 (5 V/div) PTH12020W/L SLTS208I MAY 2003 REVISED MARCH 2009 www.ti.com The capability to start up into an output prebias condition is now available to all the 12-V input, PTH series of power modules. (Note that this is a feature enhancement for the many of the W-suffix products) [1] A prebias startup condition occurs as a result of an external voltage being present at the output of a power module prior to its output becoming active. This often occurs in complex digital systems when current from another power source is backfed through a dual-supply logic component, such as an FPGA or ASIC. Another path might be via clamp diodes, sometimes used as part of a dual-supply power-up sequencing arrangement. A prebias can cause problems with power modules that incorporate synchronous rectifiers. This is because under most operating conditions, such modules can sink as well as source output current. The 12-V input PTH modules all incorporate synchronous rectifiers, but does not sink current during startup, or whenever the Inhibit pin is held low. Conditions for Prebias Holdoff In order for the module to allow an output prebias voltage to exist (and not sink current), certain conditions must be maintained. The module holds off a prebias voltage when the Inhibit pin is held low, and whenever the output is allowed to rise under soft-start control. Power up under soft-start control occurs upon the removal of the ground signal to the Inhibit pin (with input voltage applied), or when input power is applied with Auto-Track disabled [2] To further ensure that the regulator doesn t sink output current, (even with a ground signal applied to its Inhibit), the input voltage must always be greater than the applied prebias source. This condition must exist throughout the power-up sequence [3] The soft-start period is complete when the output begins rising above the prebias voltage. Once it is complete the module functions as normal, and sinks current if a voltage higher than the nominal regulation value is applied to its output. Note: If a prebias condition is not present, the soft-start period is complete when the output voltage has risen to either the set-point voltage, or the voltage applied at the module's Track control pin, whichever is lowest. to its output. Prebias Demonstration Circuit Figure shows the startup waveforms for the demonstration circuit shown in Figure The initial rise in V O is the prebias voltage, which is passed from the VCCIO to the VCORE voltage rail through the ASIC. Note that the output current from the PTH12010L module O is negligible until its output voltage rises above the applied prebias. Figure 17. Prebias Startup Waveforms Submit Documentation Feedback Copyright 2003 2009, Texas Instruments Incorporated Product Folder Link(s) PTH12020W/L

V =□12□VI ASIC VCORE VCCIO I 2O PTH12010L Tra ck GNDInhibit Vadj Sense V 1□=□3.3□VO V 2□=□1.8□VO 2□k/c87 10□k0 100□k/c87 11□k0 130 /c87

330 F/c109

0.68 F/c109

0.1 F/c109

www.ti.com SLTS208I MAY 2003 REVISED MARCH 2009 Figure 18. Application Circuit Demonstrating Prebias Startup Notes: Output prebias holdoff is an inherent feature to all PTH120x0L and PTV120x0W/L modules. It has now been incorporated into all modules (including W-suffix modules with part numbers of the form PTH120x0W), with a production lot date code of 0423 or later. The prebias start-up feature is not compatible with Auto-Track. If the rise in the output is limited by the voltage applied to the Track control pin, the output sinks current during the period that the track control voltage is below that of the back-feeding source. For this reason, it is recommended that Auto-Track be disabled when not being used. This is accomplished by connecting the Track pin to the input voltage, V I This raises the Track pin voltage well above the set-point voltage prior to the module s start up, thereby, defeating the Auto-Track feature. To further ensure that the regulator's output does not sink current when power is first applied (even with a ground signal applied to the Inhibit control pin), the input voltage must always be greater than the applied prebias source. This condition must exist throughout the power-up sequence of the power system. Copyright 2003 2009, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s) PTH12020W/L

(OTP) PTH12020W/L SLTS208I MAY 2003 REVISED MARCH 2009 www.ti.com Products with this feature incorporate an output voltage sense pin, V O Sense. A remote sense improves the load regulation performance of the module by allowing it to compensate for any IR voltage drop between its output and the load. An IR drop is caused by the high output current flowing through the small amount of pin and trace resistance. To use this feature simply connect the V O Sense pin to the V O node, close to the load circuit (see data sheet standard application circuit). If a sense pin is left open-circuit, an internal low-value resistor (15- Ω or less) connected between the pin and the output node, ensures the output remains in regulation. With the sense pin connected, the difference between the voltage measured directly between the V O and GND pins, and that measured from V O Sense to GND, is the amount of IR drop being compensated by the regulator. This should be limited to a maximum of 0.3 Note: The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the remote sense connection, they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator. For protection against load faults, all modules incorporate output overcurrent protection. Applying a load that exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, a module periodically attempts to recover by initiating a soft-start power-up. This is described as a hiccup mode of operation, whereby, the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the module automatically recovers and returns to normal operation. The PTH12020, PTV12020, and PTH12030 products have overtemperature protection. These products have an on-board temperature sensor that protects the module's internal circuitry against excessively high temperatures. A rise in the internal temperature may be the result of a drop in airflow, or a high ambient temperature. If the internal temperature exceeds the OTP threshold, the module's Inhibit control is internally pulled low. This turns the output off. The output voltage drops as the external output capacitors are discharged by the load circuit. The recovery is automatic, and begins with a soft-start power up. It occurs when the sensed temperature decreases by about C below the trip point. Note: The overtemperature protection is a last resort mechanism to prevent thermal stress to the regulator. Operation at or close to the thermal shutdown temperature is not recommended and will reduce the long-term reliability of the module. Always operate the regulator within the specified Safe Operating Area (SOA) limits for the worst-case conditions of ambient temperature and airflow. Submit Documentation Feedback Copyright 2003 2009, Texas Instruments Incorporated Product Folder Link(s) PTH12020W/L

/C0068% /C004299.8 k/C0087 (2) CO +CI VI GND Margin□Down L O A D +VO +VO Margin□Up 0□V RD RU PTH12010W (Top□View) 10 9 8 7 543 GND R 0.1□W,□1% SET PTH12020W/L www.ti.com SLTS208I MAY 2003 REVISED MARCH 2009 The PTH12060, PTH12010, PTH12020, and PTH12030 products incorporate Margin Up and Margin Down control inputs. These controls allow the output voltage to be momentarily adjusted [1] either up or down, by a nominal 5%. This provides a convenient method for dynamically testing the operation of the load circuit over its supply margin or range. It can also be used to verify the function of supply voltage supervisors. The change is applied to the adjusted output voltage, as set by the external resistor, R SET at the V O Adjust pin. The adjustment is made by pulling the appropriate margin control input directly to the GND terminal [2] A low-leakage, open-drain device, such as an n-channel MOSFET or p-channel JFET is recommended for this purpose [3] Adjustments of less than can also be accommodated by adding series resistors to the control inputs. The value of the resistor can be selected from Table or calculated using Equation Margin Up/Down Adjust Resistance Calculation To reduce the margin adjustment to a value less than 5%, series resistors are required (See R D and R U in Figure For the same amount of adjustment, the resistor value calculated for R U and R D is the same. The formula is as follows. Where Δ The desired amount of margin adjust in percent. Notes: The Margin Up and Margin Down controls were not intended to be activated simultaneously. If they are activated simultaneously, the affect on the output voltage may not completely cancel, resulting in the possibility of a slightly higher error in the output voltage set point. The ground reference should be a direct connection to the module GND. This produces a more accurate adjustment at the load circuit terminals. The transistors and should be located close to the regulator. The Margin Up and Margin Down control inputs are not compatible with devices that source voltage. This includes TTL logic. These are analog inputs and should only be controlled with a true open-drain device (preferably a discrete MOSFET transistor). The device selected should have low off-state leakage current. Each input sources µ A when grounded, and has an open-circuit voltage of 0.8 Table Margin Up/Down Resistor Values PERCENTAGE ADJUST (%) R U R D Ω 0.0 24.9 66.5 150.0 397.0 Figure 19. Margin Up/Down Application Schematic Copyright 2003 2009, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s) PTH12020W/L

www.ti.com Submit Documentation Feedback Copyright 2003 2009, Texas Instruments Incorporated Product Folder Link(s) PTH12020W/L

www.ti.com 2-Jun-2025 PACKAGING INFORMATION Orderable part number Status (1) Material type (2) Package | Pins Package qty | Carrier RoHS (3) Lead finish/ Ball material (4) MSL rating/ Peak reflow (5) Op temp (°C) Part marking (6) PTH12020LAH Active Production Through-Hole Module (EUK) | 10 20 | TIW TRAY Exempt SN N/A for Pkg Type -40 to 85 PTH12020LAH.B Active Production Through-Hole Module (EUK) | 10 20 | TIW TRAY Exempt SN N/A for Pkg Type -40 to 85 PTH12020LAS Active Production Surface Mount Module (EUL) | 10 20 | TIW TRAY No SNPB Level-1-235C-UNLIM/ Level-3-260C-168HRS -40 to 85 PTH12020LAS.B Active Production Surface Mount Module (EUL) | 10 20 | TIW TRAY No SNPB Level-1-235C-UNLIM/ Level-3-260C-168HRS -40 to 85 PTH12020LAST Active Production Surface Mount Module (EUL) | 10 200 | SMALL T&R No SNPB Level-1-235C-UNLIM/ Level-3-260C-168HRS -40 to 85 PTH12020LAZ Active Production Surface Mount Module (EUL) | 10 20 | TIW TRAY Exempt SNAGCU Level-3-260C-168 HR -40 to 85 PTH12020LAZ.B Active Production Surface Mount Module (EUL) | 10 20 | TIW TRAY Exempt SNAGCU Level-3-260C-168 HR -40 to 85 PTH12020LAZT Active Production Surface Mount Module (EUL) | 10 200 | SMALL T&R Exempt SNAGCU Level-3-260C-168 HR -40 to 85 PTH12020LAZT.B Active Production Surface Mount Module (EUL) | 10 200 | SMALL T&R Exempt SNAGCU Level-3-260C-168 HR -40 to 85 PTH12020WAD Active Production Through-Hole Module (EUK) | 10 20 | TIW TRAY Exempt SN N/A for Pkg Type -40 to 85 PTH12020WAD.B Active Production Through-Hole Module (EUK) | 10 20 | TIW TRAY Exempt SN N/A for Pkg Type -40 to 85 PTH12020WAH Active Production Through-Hole Module (EUK) | 10 20 | TIW TRAY In-Work SN N/A for Pkg Type -40 to 85 PTH12020WAH.B Active Production Through-Hole Module (EUK) | 10 20 | TIW TRAY In-Work SN N/A for Pkg Type -40 to 85 PTH12020WAS Active Production Surface Mount Module (EUL) | 10 20 | TIW TRAY No SNPB Level-1-235C-UNLIM/ Level-3-260C-168HRS -40 to 85 PTH12020WAS.B Active Production Surface Mount Module (EUL) | 10 20 | TIW TRAY No SNPB Level-1-235C-UNLIM/ Level-3-260C-168HRS -40 to 85 PTH12020WAST Active Production Surface Mount Module (EUL) | 10 200 | SMALL T&R No SNPB Level-1-235C-UNLIM/ Level-3-260C-168HRS -40 to 85 Addendum-Page 1

www.ti.com 2-Jun-2025 Orderable part number Status (1) Material type (2) Package | Pins Package qty | Carrier RoHS (3) Lead finish/ Ball material (4) MSL rating/ Peak reflow (5) Op temp (°C) Part marking (6) PTH12020WAST.B Active Production Surface Mount Module (EUL) | 10 200 | SMALL T&R No SNPB Level-1-235C-UNLIM/ Level-3-260C-168HRS -40 to 85 PTH12020WAZ Active Production Surface Mount Module (EUL) | 10 20 | TIW TRAY In-Work SNAGCU Level-3-260C-168 HR -40 to 85 PTH12020WAZ.B Active Production Surface Mount Module (EUL) | 10 20 | TIW TRAY In-Work SNAGCU Level-3-260C-168 HR -40 to 85 PTH12020WAZT Active Production Surface Mount Module (EUL) | 10 200 | SMALL T&R In-Work SNAGCU Level-3-260C-168 HR -40 to 85 (1) Status: For more details on status, see our product life cycle. (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind. (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition. (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width. (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board. (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part. Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

IMPORTANT NOTICE AND DISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated