PT4820

PT4820 TI | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 32

Technical content

Features

• Triple Outputs (Independently Regulated)
• Input Voltage Range: 36V to 75V, 80V Surge
• 1500VDC Isolation
• Dual Logic On/Off Control
• Short-Circuit Protection (All Outputs)
• Fixed Frequency Operation

Ordering Information

*The PT4833 is not included in the VDE safety certification. PT Series Suffix (PT1234x) Case/Pin Order Package Configuration Suffix Code Vertical N (ENM) Horizontal A (ENN) SMD C (ENP) (Reference the applicable package code drawing for the dimensions and PC layout) Typical Application PT4820 Series

Description

The PT4820 Excalibur™ power modules are a series of isolated triple- output DC/DC converters that operate from a standard (–48V) central office supply. Rated for up to 35W, these regulators are ideal for powering many mixed logic appli- cations. The triple-output voltage combination allows for a compact multiple-output power supply in a single low-profile DC/DC module. The available output voltage options include a low-voltage power bus for a DSP or ASIC core, and two additional standard logic supply voltages. The PT4820 series incorporates many features to simplify system integration. These include a flexible On/Off enable control, an input under-voltage lock-out, and over- temperature protection. All outputs have short-circuit protection and are internally sequenced to meet the power-up and power-down require- ments of popular DSP ICs. The PT4820 series is housed in a space-saving solderable case. The module requires no external heat sink and can occupy as little as 1.3 in 2 of PCB area. Cin = Optional Co1, Co2, Co3 = Optional; See specifications EN1 & EN2 pins: See On/Off Enable Logic 35-W Triple Output Isolated DC/DC Converter for Logic Applications C IN Co 3 Co 2 Co 1 DSL, DSP, or ASIC Chipset I/O Logic Core +VIN –VIN PT4820 EN 2 EN 1 +Vo 1 +Vo 2 +Vo 3 COM V1 Adj V2 Adj V3 Adj COM +V IN –V IN 12,13 16,17 20,21 9,10 COM 14

• Over-Temperature Shutdown
• Under-Voltage Lockout
• Space Saving Package: 1.3 sq. in. PCB Area (suffix N)
• Solderable Copper Case
• Safety Approvals: UL60950 CSA 22.2 950 VDE EN60950

For technical support and more information, see inside back cover or visit www.ti.com 2 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 Pin Function

1 EN 1

2 EN 2

4– V i n

5 Do Not Connect

6 Pin Not Present

7 Pin Not Present

8 Pin Not Present

9 COM

10 COM

11 Vo 1 Adjust

35-W Triple Output Isolated DC/DC Converter for Logic Applications Pin Function

12 Vo 1

13 Vo 1

14 COM

15 Vo 2 adjust

18 COM

19 Vo 3 adjust

On/Off Enable LogicPin Configuration Pin Descriptions Pin 1 Pin 2 Output Status ×1 Off

10 O n

0× Off Notes: Logic 1 =Open collector Logic 0 = –Vin (pin 2) potential For positive Enable function, connect pin 2 to pin 4 and use pin 1. For negative Enable function, leave pin 1 open and use pin 2. For automatice power-up connect pin 2 to pin 4 and leave pin 1 open. +Vin: The positive input supply for the module with respect to –Vin. When powering the module from a –48V telecom central office supply, this input is connected to the primary system ground. –Vin: The negative input supply for the module, and the 0VDC reference for the EN 1, and EN 2 inputs. When powering the module from a +48V supply, this input is connected to the 48V(Return). EN 1: The positive logic input that activates the module output. If not used, this pin should be left open circuit. Connecting this input to –Vin disables the module’s outputs. EN 2: The negative logic input that activates the module output. This pin must be connected to –Vin to enable the module’s outputs. A high impedance disables the module’s outputs. Vo 1: The highest regulated output voltage, which is referenced to the COM node. Vo 2: The regulated output that is designed to power logic circuitry. It is referenced to the COM node. Vo 3: The low-voltage regulated output that provides power for a µ-processor or DSP core, and is refer- enced to the COM node. COM: The secondary return reference for the module’s three regulated output voltages. It is DC isolated from the input supply pins. Vo

1 Adjust: Using a single resistor, this pin allows Vo1

to be adjusted higher or lower than the preset value. If not used, this pin should be left open circuit. Vo2 Adjust: Using a single resistor, this pin allows Vo2 to be adjusted higher or lower than the preset value. If not used, this pin should be left open circuit. Vo3 Adjust: Using a single resistor, this pin allows Vo3 to be adjusted higher or lower than the preset value. If not used, this pin should be left open circuit. Note: Shaded functions indicates those pins that are at primary-side potential. All other pins are referenced to the secondary. Environmental Specifications Characteristics Symbols Conditions Min Typ Max Units Ambient Temperature Range T a Over Vin Range –40 — +85 (i) °C Case Temperature T c Measured at center of case — — +100 °C ShutdownTemperature OTP 115 125 °C Solder Reflow Temperature T reflow Surface temperature of module pins or case — — 215 (ii) °C Storage Temperature T s — –40 — +125 °C Mechanical Shock Per Mil-STD-883D, Method 2002.3 1 msec, ½ Sine, mounted — 500 — G’s Mechanical Vibration Mil-STD-883D, Method 2007.2 Suffix A, C — 20 (iii) — G’s20-2000 Hz Weight — Vertical/Horizontal — 50 — grams Flammability — Meets UL 94V-O Notes: (i) See SOA curves or consult factory for appropriate derating. (ii) During solder reflow of SMD package version, do not elevate the module case, pins, or internal component temperatures above a peak of 215°C. For further guidance refer to the application note, “Reflow Soldering Requirements for Plug-in Power Surface Mount Products,” (SLTA 051). (iii) The case pins on through-hole pin configurations (N & A) must be soldered. For more information see the applicable package outline drawing.

For technical support and more information, see inside back cover or visit www.ti.com 3 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4821—48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4821 Characteristics Symbols Conditions Min Typ Max Units Output Current I o Each output Io 1 (3.3V) 0.25 (1) —8 (2) Total (Io1 + Io2 + Io3) ——1 2 (2) A Input Voltage Range V in Continuous 36 — 75 VSurge (1 minute) — — 80 Set-Point Voltage V o Vo1 3.24 3.3 3.36 Vo2 2.45 2.5 2.55 V Vo3 1.47 1.5 1.53 Temperature Variation Reg temp –40°C ≤Ta ≤+85°C, Io =Iomin Vo 1 — ±0.5 — %VoVo2/Vo3 — ±0.5 — Line Regulation Reg line All outputs, Over Vin range — ±0.1 ±0.5 %V o Load Regulation Reg load All outputs, 0≤Io≤Iomax — ±0.1 ±0.5 %V o Total Output Voltage Variation ∆Vo tol Includes set-point, line, load, Vo 1 — — ±3 (3) %Vo–40°C ≤Ta ≤+85°C Vo 2/Vo3 — — ±3 (3) Efficiency η Io1 =6A, Io2 =2A, Io3 =2A — 87 — % Vo Ripple/Noise V n Vo1 —4 0— (0 to 20MHz bandwidth) Vo 2 —3 5—m V pp Vo3 —2 5— Transient Response t tr 0.1A/µs load step, 50% to 75% Iomax — 200 — µSec Vos Vo over/undershoot — 3 — %V o Output Adjust Range V oadj Vo 1/Vo2/Vo3 — ±10 — %V o Over-Current Threshold I TRIP Total, all outputs. Reset with auto-recovery — 14 — A Switching Frequency ƒ s Over Vin and Io ranges 350 400 450 kHz Under Voltage Lockout V on Vin increasing — 35.5 — V Voff Vin decreasing — 34 — Turn-On Time t on Vin =48V step — 140 (4) —m s Enable Control (pins 1 & 2) Referenced to –V in (pin 4) High-Level Input Voltage V IH 4 — 15 (5) V Low-Level Input Voltage V IL –0.2 — 0.8 Low-Level Input Current I IL — 12m A Standby Input Current I in standby pins 1 & 2 open circuit — 1 5 mA Internal Input Capacitance C int — 1.14 — µF External Output Capacitance Co 1 0 220 1,000 (6) Co2 0 220 1,000 (6) µF Co3 0 220 1,000 (6) Primary/Secondary Isolation V iso 1500 — — V C iso — 2,200 — pF R iso 1 0——M Ω Notes: (1) The converter will operate down to no load with reduced specifications. (2) The sum-total current from outputs Vo 1, Vo2, and Vo3 not to exceed 12ADC. (3) Limits are specified by design. (4) Measured from the application of the input voltage to the instance that all outputs are in regulation. (5) The Enable inputs (pins 1 & 2) have internal pull-ups. Leaving pin 1 open-circuit and connecting pin 2 to –V in allows the the converter to operate when input power is applied. The maximum open-circuit voltage is 4V. (6) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. Consult the factory before using.

For technical support and more information, see inside back cover or visit www.ti.com 4 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4821— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications Efficiency vs Output Power (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) PT4821 Performance Characteristics (See Notes A, B) Typical Characteristics Power Dissipation vs Output Load Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typ ical data for the ISR. Note B: Output Load (%) represents the percent drawn from each output of the stated 100% load condition. Note C: SOA curves represent operating conditions at which the internal components are at or below the manufacturer’s maximum rated ope rating temperatures. Safe Operating Area @V in =48V PT4821 Thermal Performance (See Note C) (Io1 + Io2 + Io3 =12A, represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 2.5V 1.5V VOUT 0 2 04 06 08 0 1 0 0 Output Load (% ) Pd - Watts 75V 48V 36V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 2.5V 1.5V VOUT Efficiency vs Output Power (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) Output Load (% ) Ambient Temperature (°C) 200LFM 120LFM 60LFM Nat conv Airflow

For technical support and more information, see inside back cover or visit www.ti.com 5 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4822— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4822 Characteristics Symbols Conditions Min Typ Max Units Output Current I o Each output Io 1 (3.3V) 0.25 (1) —8 (2) Total (Io1 + Io2 + Io3) ——1 2 (2) A Input Voltage Range V in Continuous 36 — 75 VSurge (1 minute) — — 80 Set-Point Voltage V o Vo1 3.24 3.3 3.36 Vo2 1.76 1.8 1.84 V Vo3 1.47 1.5 1.53 Temperature Variation Reg temp –40°C ≤Ta ≤+85°C, Io =Iomin Vo 1 — ±0.5 — %VoVo2/Vo3 — ±0.5 — Line Regulation Reg line All outputs, Over Vin range — ±0.1 ±0.5 %V o Load Regulation Reg load All outputs, 0≤Io≤Iomax — ±0.1 ±0.5 %V o Total Output Voltage Variation ∆Vo tol Includes set-point, line, load, Vo 1 — — ±3 (3) %Vo–40°C ≤Ta ≤+85°C Vo 2/Vo3 — — ±3 (3) Efficiency η Io1 =6A, Io2 =2A, Io3 =2A — 86 — % Vo Ripple/Noise V n Vo1 —4 0— (0 to 20MHz bandwidth) Vo 2 —2 5—m V pp Vo3 —2 5— Transient Response t tr 0.1A/µs load step, 50% to 75% Iomax — 200 — µSec Vos Vo over/undershoot — 3 — %V o Output Adjust Range V oadj Vo 1/Vo2/Vo3 — ±10 — %V o Over-Current Threshold I TRIP Total, all outputs. Reset with auto-recovery — 14 — A Switching Frequency ƒ s Over Vin and Io ranges 350 400 450 kHz Under Voltage Lockout V on Vin increasing — 35.5 — V Voff Vin decreasing — 34 — Turn-On Time t on Vin =48V step — 140 (4) —m s Enable Control (pins 1 & 2) Referenced to –V in (pin 4) High-Level Input Voltage V IH 4 — 15 (5) V Low-Level Input Voltage V IL –0.2 — 0.8 Low-Level Input Current I IL — 12m A Standby Input Current I in standby pins 1 & 2 open circuit — 1 5 mA Internal Input Capacitance C int — 1.14 — µF External Output Capacitance Co 1 0 220 1,000 (6) Co2 0 220 1,000 (6) µF Co3 0 220 1,000 (6) Primary/Secondary Isolation V iso 1500 — — V C iso — 2,200 — pF R iso 1 0——M Ω Notes: (1) The converter will operate down to no load with reduced specifications. (2) The sum-total current from outputs Vo 1, Vo2, and Vo3 cannot exceed 12ADC. (3) Limits are specified by design. (4) Measured from the application of the input voltage to the instance that all outputs are in regulation. (5) The Enable inputs (pins 1 & 2) have internal pull-ups. Leaving pin 1 open-circuit and connecting pin 2 to –V in allows the the converter to operate when input power is applied. The maximum open-circuit voltage is 4V. (6) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. Consult the factory before using.

For technical support and more information, see inside back cover or visit www.ti.com 6 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4822— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4822 Performance Characteristics (See Note A, B) Typical Characteristics Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typ ical data for the ISR. Note B: Output Load (%) represents the percent drawn from each output of the stated 100% load condition. Note C: SOA curves represent operating conditions at which the internal components are at or below the manufacturer’s maximum rated ope rating temperatures. PT4822 Thermal Performance (See Note C) (Io1 + Io2 + Io3 =12A, represents 100% Load) 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 1.8V 1.5V VOUT 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 1.8V 1.5V VOUT Efficiency vs Output Power (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) Efficiency vs Output Power (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 0 2 04 06 08 0 1 0 0 Output Load (% ) Pd - Watts 75V 48V 36V VIN Power Dissipation vs Output Load Output Load (% ) Ambient Temperature (°C) 200LFM 120LFM 60LFM Nat Conv Airflow Safe Operating Area @V in =48V

For technical support and more information, see inside back cover or visit www.ti.com 7 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4823— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4823 Characteristics Symbols Conditions Min Typ Max Units Output Current I o Each output Io 1 (3.3V) 0.25 (1) —8 (2) Total (Io1 + Io2 + Io3) ——1 2 (2) A Input Voltage Range V in Continuous 36 — 75 VSurge (1 minute) — — 80 Set-Point Voltage V o Vo1 3.24 3.3 3.36 Vo2 2.45 2.5 2.55 V Vo3 1.17 1.2 1.23 Temperature Variation Reg temp –40°C ≤Ta ≤+85°C, Io =Iomin Vo 1 — ±0.5 — %VoVo2/Vo3 — ±0.5 — Line Regulation Reg line All outputs, Over Vin range — ±0.1 ±0.5 %V o Load Regulation Reg load All outputs, 0≤Io≤Iomax — ±0.1 ±0.5 %V o Total Output Voltage Variation ∆Vo tol Includes set-point, line, load, Vo 1 — — ±3 (3) %Vo–40°C ≤Ta ≤+85°C Vo 2/Vo3 — — ±3 (3) Efficiency η Io1 =6A, Io2 =2A, Io3 =2A — 85.6 — % Vo Ripple/Noise V n Vo1 —3 5— (0 to 20MHz bandwidth) Vo 2 —2 5—m V pp Vo3 —2 5— Transient Response t tr 0.1A/µs load step, 50% to 75% Iomax — 200 — µSec Vos Vo over/undershoot — 3 — %V o Output Adjust Range V oadj Vo 1/Vo2/Vo3 — ±10 — %V o Over-Current Threshold I TRIP Total, all outputs. Reset with auto-recovery — 14 — A Switching Frequency ƒ s Over Vin and Io ranges 350 400 450 kHz Under Voltage Lockout V on Vin increasing — 35.5 — V Voff Vin decreasing — 34 — Turn-On Time t on Vin =48V step — 140 (4) —m s Enable Control (pins 1 & 2) Referenced to –V in (pin 4) High-Level Input Voltage V IH 4 — 15 (5) V Low-Level Input Voltage V IL –0.2 — 0.8 Low-Level Input Current I IL — 12m A Standby Input Current I in standby pins 1 & 2 open circuit — 1 5 mA Internal Input Capacitance C int — 1.14 — µF External Output Capacitance Co 1 0 220 1,000 (6) Co2 0 220 1,000 (6) µF Co3 0 220 1,000 (6) Primary/Secondary Isolation V iso 1500 — — V C iso — 2,200 — pF R iso 1 0——M Ω Notes: (1) The converter will operate down to no load with reduced specifications. (2) The sum-total current from outputs Vo 1, Vo2, and Vo3 cannot exceed 12ADC. (3) Limits are specified by design. (4) Measured from the application of the input voltage to the instance that all outputs are in regulation. (5) The Enable inputs (pins 1 & 2) have internal pull-ups. Leaving pin 1 open-circuit and connecting pin 2 to –V in allows the the converter to operate when input power is applied. The maximum open-circuit voltage is 4V. (6) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. Consult the factory before using.

For technical support and more information, see inside back cover or visit www.ti.com 8 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4823— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications Typical Characteristics Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typ ical data for the ISR. Note B: Output Load (%) represents the percent drawn from each output of the stated 100% load condition. Note C: SOA curves represent operating conditions at which the internal components are at or below the manufacturer’s maximum rated ope rating temperatures. PT4823 Performance Characteristics (See Notes A, B) Power Dissipation vs Output Load PT4823 Thermal Performance (See Note C) (Io1 + Io2 + Io3 =12A, represents 100% Load) Efficiency vs Output Power (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) Efficiency vs Output Power (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 2.5V 3.3V 1.2V VOUT 0 2 04 06 08 0 1 0 0 Output Load (% ) Pd - Watts 75V 48V 36V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 2.5V 3.3V 1.2V VOUT Safe Operating Area @V in =48V Output Load (% ) Ambient Temperature (°C) 200LFM 120LFM 60LFM Nat Conv Airflow

For technical support and more information, see inside back cover or visit www.ti.com 9 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4824— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4824 Characteristics Symbols Conditions Min Typ Max Units Output Current I o Each output Io 1 (3.3V) 0.25 (1) —8 (2) Total (Io1 + Io2 + Io3) ——1 2 (2) A Input Voltage Range V in Continuous 36 — 75 VSurge (1 minute) — — 80 Set-Point Voltage V o Vo1 3.24 3.3 3.36 Vo2 1.76 1.8 1.84 V Vo3 1.17 1.2 1.23 Temperature Variation Reg temp –40°C ≤Ta ≤+85°C, Io =Iomin Vo 1 — ±0.5 — %VoVo2/Vo3 — ±0.5 — Line Regulation Reg line All outputs, Over Vin range — ±0.1 ±0.5 %V o Load Regulation Reg load All outputs, 0≤Io≤Iomax — ±0.1 ±0.5 %V o Total Output Voltage Variation ∆Vo tol Includes set-point, line, load, Vo 1 — — ±3 (3) %Vo–40°C ≤Ta ≤+85°C Vo 2/Vo3 — — ±3 (3) Efficiency η Io1 =6A, Io2 =2A, Io3 =2A — 85 — % Vo Ripple/Noise V n Vo1 —3 0— (0 to 20MHz bandwidth) Vo 2 —2 5—m V pp Vo3 —2 5— Transient Response t tr 0.1A/µs load step, 50% to 75% Iomax — 200 — µSec Vos Vo over/undershoot — 3 — %V o Output Adjust Range V oadj Vo 1/Vo2/Vo3 — ±10 — %V o Over-Current Threshold I TRIP Total, all outputs. Reset with auto-recovery — 14 — A Switching Frequency ƒ s Over Vin and Io ranges 350 400 450 kHz Under Voltage Lockout V on Vin increasing — 35.5 — V Voff Vin decreasing — 34 — Turn-On Time t on Vin =48V step — 140 (4) —m s Enable Control (pins 1 & 2) Referenced to –V in (pin 4) High-Level Input Voltage V IH 4 — 15 (5) V Low-Level Input Voltage V IL –0.2 — 0.8 Low-Level Input Current I IL — 12m A Standby Input Current I in standby pins 1 & 2 open circuit — 1 5 mA Internal Input Capacitance C int — 1.14 — µF External Output Capacitance Co 1 0 220 1,000 (6) Co2 0 220 1,000 (6) µF Co3 0 220 1,000 (6) Primary/Secondary Isolation V iso 1500 — — V C iso — 2,200 — pF R iso 1 0——M Ω Notes: (1) The converter will operate down to no load with reduced specifications. (2) The sum-total current from outputs Vo 1, Vo2, and Vo3 cannot exceed 12ADC. (3) Limits are specified by design. (4) Measured from the application of the input voltage to the instance that all outputs are in regulation. (5) The Enable inputs (pins 1 & 2) have internal pull-ups. Leaving pin 1 open-circuit and connecting pin 2 to –V in allows the the converter to operate when input power is applied. The maximum open-circuit voltage is 4V. (6) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. Consult the factory before using.

For technical support and more information, see inside back cover or visit www.ti.com 10 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4824— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications Typical Characteristics Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typ ical data for the ISR. Note B: Output Load (%) represents the percent drawn from each output of the stated 100% load condition. Note C: SOA curves represent operating conditions at which the internal components are at or below the manufacturer’s maximum rated ope rating temperatures. PT4824 Performance Characteristics (See Notes A, B) Power Dissipation vs Output Load PT4824 Thermal Performance (See Note C) (Io1 + Io2 + Io3 =12A, represents 100% Load) Efficiency vs Output Power (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) Efficiency vs Output Power (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 1.8V 1.2V VOUT 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 1.8V 1.2V VOUT 0 2 04 06 08 0 1 0 0 Output Load (% ) Pd - Watts 36V 48V 75V VIN Safe Operating Area @V in =48V Output Load (% ) Ambient Temperature (°C) 200LFM 120LFM 60LFM Nat Conv Airflow

For technical support and more information, see inside back cover or visit www.ti.com 11 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4825— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4825 Characteristics Symbols Conditions Min Typ Max Units Output Current I o Each output Io 1 (3.3V) 0.25 (1) —8 (2) Total (Io1 + Io2 + Io3) ——1 2 (2) A Input Voltage Range V in Continuous 36 — 75 VSurge (1 minute) — — 80 Set-Point Voltage V o Vo1 3.24 3.3 3.36 Vo2 1.47 1.5 1.53 V Vo3 1.17 1.2 1.23 Temperature Variation Reg temp –40°C ≤Ta ≤+85°C, Io =Iomin Vo 1 — ±0.5 — %VoVo2/Vo3 — ±0.5 — Line Regulation Reg line All outputs, Over Vin range — ±0.1 ±0.5 %V o Load Regulation Reg load All outputs, 0≤Io≤Iomax — ±0.1 ±0.5 %V o Total Output Voltage Variation ∆Vo tol Includes set-point, line, load, Vo 1 — — ±3 (3) %Vo–40°C ≤Ta ≤+85°C Vo 2/Vo3 — — ±3 (3) Efficiency η Io1 =6A, Io2 =2A, Io3 =2A — 86 — % Vo Ripple/Noise V n Vo1 —3 5— (0 to 20MHz bandwidth) Vo 2 —2 5—m V pp Vo3 —2 5— Transient Response t tr 0.1A/µs load step, 50% to 75% Iomax — 200 — µSec Vos Vo over/undershoot — 3 — %V o Output Adjust Range V oadj Vo 1/Vo2/Vo3 — ±10 — %V o Over-Current Threshold I TRIP Total, all outputs. Reset with auto-recovery — 14 — A Switching Frequency ƒ s Over Vin and Io ranges 350 400 450 kHz Under Voltage Lockout V on Vin increasing — 35.5 — V Voff Vin decreasing — 34 — Turn-On Time t on Vin =48V step — 140 (4) —m s Enable Control (pins 1 & 2) Referenced to –V in (pin 4) High-Level Input Voltage V IH 4 — 15 (5) V Low-Level Input Voltage V IL –0.2 — 0.8 Low-Level Input Current I IL — 12m A Standby Input Current I in standby pins 1 & 2 open circuit — 1 5 mA Internal Input Capacitance C int — 1.14 — µF External Output Capacitance Co 1 0 220 1,000 (6) Co2 0 220 1,000 (6) µF Co3 0 220 1,000 (6) Primary/Secondary Isolation V iso 1500 — — V C iso — 2,200 — pF R iso 1 0——M Ω Notes: (1) The converter will operate down to no load with reduced specifications. (2) The sum-total current from outputs Vo 1, Vo2, and Vo3 not to exceed 12ADC. (3) Limits are specified by design. (4) Measured from the application of the input voltage to the instance that all outputs are in regulation. (5) The Enable inputs (pins 1 & 2) have internal pull-ups. Leaving pin 1 open-circuit and connecting pin 2 to –V in allows the the converter to operate when input power is applied. The maximum open-circuit voltage is 4V. (6) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. Consult the factory before using.

For technical support and more information, see inside back cover or visit www.ti.com 12 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4825— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4825 Performance Characteristics (See Notes A, B) Typical Characteristics Power Dissipation vs Output Load Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typ ical data for the ISR. Note B: Output Load (%) represents the percent drawn from each output of the stated 100% load condition. Note C: SOA curves represent operating conditions at which the internal components are at or below the manufacturer’s maximum rated ope rating temperatures. PT4825 Thermal Performance (See Note C) (Io1 + Io2 + Io3 =12A, represents 100% Load) 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 1.2V 1.5V VOUT 0 2 04 06 08 0 1 0 0 Output Load (% ) Pd - Watts 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 1.2V 1.5V VOUT Efficiency vs Output Power (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) Efficiency vs Output Power (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) Safe Operating Area @V in =48V Output Load (% ) Ambient Temperature (°C) 200LFM 120LFM 60LFM Nat Conv Airflow

For technical support and more information, see inside back cover or visit www.ti.com 13 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4826— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4826 Characteristics Symbols Conditions Min Typ Max Units Output Current I o Each output Io 1 (5.0V) 0.25 (1) — 5.0 (2) Total (Io1 + Io2 + Io3) ——9 (2) A Input Voltage Range V in Continuous 36 — 75 VSurge (1 minute) — — 80 Set-Point Voltage V o Vo1 4.9 5.0 5.1 Vo2 3.24 3.3 3.36 V Vo3 1.76 1.8 1.84 Temperature Variation Reg temp –40°C ≤Ta ≤+85°C, Io =Iomin Vo 1 — ±0.5 — %VoVo2/Vo3 — ±0.5 — Line Regulation Reg line All outputs, Over Vin range — ±0.1 ±0.5 %V o Load Regulation Reg load All outputs, 0≤Io≤Iomax — ±0.1 ±0.5 %V o Total Output Voltage Variation ∆Vo tol Includes set-point, line, load, Vo 1 — — ±3 (3) %Vo–40°C ≤Ta ≤+85°C Vo 2/Vo3 — — ±3 (3) Efficiency η Io1 =5A, Io2 =2A, Io3 =2A — 87 — % Vo Ripple/Noise V n Vo1 —4 0— (0 to 20MHz bandwidth) Vo 2 —3 5—m V pp Vo3 —2 5— Transient Response t tr 0.1A/µs load step, 50% to 75% Iomax — 200 — µSec Vos Vo over/undershoot — 5 — %V o Output Adjust Range V oadj Vo 1/Vo2/Vo3 — ±10 — %V o Over-Current Threshold I TRIP Total, all outputs. Reset with auto-recovery — 11 — A Switching Frequency ƒ s Over Vin and Io ranges 350 400 450 kHz Under Voltage Lockout V on Vin increasing — 35.5 — V Voff Vin decreasing — 34 — Turn-On Time t on Vin =48V step — 140 (4) —m s Enable Control (pins 1 & 2) Referenced to –V in (pin 4) High-Level Input Voltage V IH 4 — 15 (5) V Low-Level Input Voltage V IL –0.2 — 0.8 Low-Level Input Current I IL — 12m A Standby Input Current I in standby pins 1 & 2 open circuit — 1 5 mA Internal Input Capacitance C int — 1.14 — µF External Output Capacitance Co 1 0 220 1,000 (6) Co2 0 220 1,000 (6) µF Co3 0 220 1,000 (6) Primary/Secondary Isolation V iso 1500 — — V C iso — 2,200 — pF R iso 1 0——M Ω Notes: (1) The converter will operate down to no load with reduced specifications. (2) The sum-total current from outputs Vo 1, Vo2, and Vo3 cannot exceed 9ADC. (3) Limits are specified by design. (4) Measured from the application of the input voltage to the instance that all outputs are in regulation. (5) The Enable inputs (pins 1 & 2) have internal pull-ups. Leaving pin 1 open-circuit and connecting pin 2 to –V in allows the the converter to operate when input power is applied. The maximum open-circuit voltage is 4V. (6) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. Consult the factory before using.

For technical support and more information, see inside back cover or visit www.ti.com 14 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4826— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4826 Performance Characteristics (See Notes A, B) Typical Characteristics Power Dissipation vs Output Load Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typ ical data for the ISR. Note B: Output Load (%) represents the percent drawn from each output of the stated 100% load condition. Note C: SOA curves represent operating conditions at which the internal components are at or below the manufacturer’s maximum rated ope rating temperatures. PT4826 Thermal Performance (See Note C) (Io1 + Io2 + Io3 =9A, represents 100% Load) 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 1.8V 5.0V VOUT Efficiency vs Output Power (Io1 =5A, Io2 =2A, Io3 =2A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =5A, Io2 =2A, Io3 =2A represents 100% Load) Efficiency vs Output Power (Io1 =2A, Io2 =2A, Io3 =5A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =2A, Io2 =2A, Io3 =5A represents 100% Load) 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 1.8V VOUT 0 2 04 06 08 0 1 0 0 Output Load (% ) Pd - Watts 75V 48V 36V VIN Safe Operating Area @V in =48V Output Load (% ) Ambient Temperature (°C) 200LFM 120LFM 60LFM Nat Conv Airflow

For technical support and more information, see inside back cover or visit www.ti.com 15 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4827— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4827 Characteristics Symbols Conditions Min Typ Max Units Output Current I o Each output Io 1 (3.3V) 0.25 (1) —8 (2) Total (Io1 + Io2 + Io3) ——1 2 (2) A Input Voltage Range V in Continuous 36 — 75 VSurge (1 minute) — — 80 Set-Point Voltage V o Vo1 3.24 3.3 3.36 Vo2 2.45 2.5 2.55 V Vo3 1.76 1.8 1.84 Temperature Variation Reg temp –40°C ≤Ta ≤+85°C, Io =Iomin Vo 1 — ±0.5 — %VoVo2/Vo3 — ±0.5 — Line Regulation Reg line All outputs, Over Vin range — ±0.1 ±0.5 %V o Load Regulation Reg load All outputs, 0≤Io≤Iomax — ±0.1 ±0.5 %V o Total Output Voltage Variation ∆Vo tol Includes set-point, line, load, Vo 1 — — ±3 (3) %Vo–40°C ≤Ta ≤+85°C Vo 2/Vo3 — — ±3 (3) Efficiency η Io1 =6A, Io2 =2A, Io3 =2A — 86 — % Vo Ripple/Noise V n Vo1 —4 0— (0 to 20MHz bandwidth) Vo 2 —3 5—m V pp Vo3 —2 5— Transient Response t tr 0.1A/µs load step, 50% to 75% Iomax — 200 — µSec Vos Vo over/undershoot — 3 — %V o Output Adjust Range V oadj Vo 1/Vo2/Vo3 — ±10 — %V o Over-Current Threshold I TRIP Total, all outputs. Reset with auto-recovery — 14 — A Switching Frequency ƒ s Over Vin and Io ranges 350 400 450 kHz Under Voltage Lockout V on Vin increasing — 35.5 — V Voff Vin decreasing — 34 — Turn-On Time t on Vin =48V step — 140 (4) —m s Enable Control (pins 1 & 2) Referenced to –V in (pin 4) High-Level Input Voltage V IH 4 — 15 (5) V Low-Level Input Voltage V IL –0.2 — 0.8 Low-Level Input Current I IL — 12m A Standby Input Current I in standby pins 1 & 2 open circuit — 1 5 mA Internal Input Capacitance C int — 1.14 — µF External Output Capacitance Co 1 0 220 1,000 (6) Co2 0 220 1,000 (6) µF Co3 0 220 1,000 (6) Primary/Secondary Isolation V iso 1500 — — V C iso — 2,200 — pF R iso 1 0——M Ω Notes: (1) The converter will operate down to no load with reduced specifications. (2) The sum-total current from outputs Vo 1, Vo2, and Vo3 cannot exceed 12ADC. (3) Limits are specified by design. (4) Measured from the application of the input voltage to the instance that all outputs are in regulation. (5) The Enable inputs (pins 1 & 2) have internal pull-ups. Leaving pin 1 open-circuit and connecting pin 2 to –V in allows the the converter to operate when input power is applied. The maximum open-circuit voltage is 4V. (6) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. Consult the factory before using.

For technical support and more information, see inside back cover or visit www.ti.com 16 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4827— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications Typical Characteristics Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typ ical data for the ISR. Note B: Output Load (%) represents the percent drawn from each output of the stated 100% load condition. Note C: SOA curves represent operating conditions at which the internal components are at or below the manufacturer’s maximum rated ope rating temperatures. PT4827 Performance Characteristics (See Notes A, B) Power Dissipation vs Output Load PT4827 Thermal Performance (See Note C) (Io1 + Io2 + Io3 =12A, represents 100% Load) Efficiency vs Output Power (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) Efficiency vs Output Power (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 2.5V 1.8V VOUT 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 2.5V 1.8V VOUT 0 2 04 06 08 0 1 0 0 Output Load (% ) Pd - Watts 75V 48V 36V Safe Operating Area @V in =48V Output Load (% ) Ambient Temperature (°C) 200LFM 120LFM 60LFM Nat Conv Airflow

For technical support and more information, see inside back cover or visit www.ti.com 17 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4828— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4828 Characteristics Symbols Conditions Min Typ Max Units Output Current I o Each output Io 1 (5.0V) 0.25 (1) — 5.0 (2) Total (Io1 + Io2 + Io3) ——9 (2) A Input Voltage Range V in Continuous 36 — 75 VSurge (1 minute) — — 80 Set-Point Voltage V o Vo1 4.9 5.0 5.1 Vo2 2.45 2.5 2.55 V Vo3 1.47 1.5 1.53 Temperature Variation Reg temp –40°C ≤Ta ≤+85°C, Io =Iomin Vo 1 — ±0.5 — %VoVo2/Vo3 — ±0.5 — Line Regulation Reg line All outputs, Over Vin range — ±0.1 ±0.5 %V o Load Regulation Reg load All outputs, 0≤Io≤Iomax — ±0.1 ±0.5 %V o Total Output Voltage Variation ∆Vo tol Includes set-point, line, load, Vo 1 — — ±3 (3) %Vo–40°C ≤Ta ≤+85°C Vo 2/Vo3 — — ±3 (3) Efficiency η Io1 =5A, Io2 =2A, Io3 =2A — 86.5 — % Vo Ripple/Noise V n Vo1 —3 0— (0 to 20MHz bandwidth) Vo 2 —3 0—m V pp Vo3 —2 5— Transient Response t tr 0.1A/µs load step, 50% to 75% Iomax — 200 — µSec Vos Vo over/undershoot — 5 — %V o Output Adjust Range V oadj Vo 1/Vo2/Vo3 — ±10 — %V o Over-Current Threshold I TRIP Total, all outputs. Reset with auto-recovery — 11 — A Switching Frequency ƒ s Over Vin and Io ranges 350 400 450 kHz Under Voltage Lockout V on Vin increasing — 35.5 — V Voff Vin decreasing — 34 — Turn-On Time t on Vin =48V step — 140 (4) —m s Enable Control (pins 1 & 2) Referenced to –V in (pin 4) High-Level Input Voltage V IH 4 — 15 (5) V Low-Level Input Voltage V IL –0.2 — 0.8 Low-Level Input Current I IL — 12m A Standby Input Current I in standby pins 1 & 2 open circuit — 1 5 mA Internal Input Capacitance C int — 1.14 — µF External Output Capacitance Co 1 0 220 1,000 (6) Co2 0 220 1,000 (6) µF Co3 0 220 1,000 (6) Primary/Secondary Isolation V iso 1500 — — V C iso — 2,200 — pF R iso 1 0——M Ω Notes: (1) The converter will operate down to no load with reduced specifications. (2) The sum-total current from outputs Vo 2, and Vo3 cannot exceed 9ADC. (3) Limits are specified by design. (4) Measured from the application of the input voltage to the instance that all outputs are in regulation. (5) The Enable inputs (pins 1 & 2) have internal pull-ups. Leaving pin 1 open-circuit and connecting pin 2 to –V in allows the the converter to operate when input power is applied. The maximum open-circuit voltage is 4V. (6) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. Consult the factory before using.

For technical support and more information, see inside back cover or visit www.ti.com 18 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4828— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4828 Performance Characteristics (See Notes A, B) Typical Characteristics Power Dissipation vs Output Load Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typ ical data for the ISR. Note B: Output Load (%) represents the percent drawn from each output of the stated 100% load condition. Note C: SOA curves represent operating conditions at which the internal components are at or below the manufacturer’s maximum rated ope rating temperatures. PT4828 Thermal Performance (See Note C) (Io1 + Io2 + Io3 =9A ,represents 100% Load) 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Iout (A ) Ripple - mV 5.0V 2.5V 1.5V VOUT 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 5.0V 2.5V 1.5V VOUT Efficiency vs Output Power (Io1 =5A, Io2 =2A, Io3 =2A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =5A, Io2 =2A, Io3 =2A represents 100% Load) Efficiency vs Output Power (Io1 =2A, Io2 =2A, Io3 =5A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =2A, Io2 =2A, Io3 =5A represents 100% Load) 0 2 04 06 08 0 1 0 0 Output Load (% ) Pd - Watts 75V 48V 36V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN Safe Operating Area @V in =48V Output Load (% ) Ambient Temperature (°C) 200LFM 120LFM 60LFM Nat Conv Airflow

For technical support and more information, see inside back cover or visit www.ti.com 19 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4829— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4829 Characteristics Symbols Conditions Min Typ Max Units Output Current I o Each output Io 1 (5.0V) 0.25 (1) — 5.0 (2) Total (Io1 + Io2 + Io3) ——9 (2) A Input Voltage Range V in Continuous 36 — 75 VSurge (1 minute) — — 80 Set-Point Voltage V o Vo1 4.9 5.0 5.1 Vo2 1.76 1.8 1.84 V Vo3 1.47 1.5 1.53 Temperature Variation Reg temp –40°C ≤Ta ≤+85°C, Io =Iomin Vo 1 — ±0.5 — %VoVo2/Vo3 — ±0.5 — Line Regulation Reg line All outputs, Over Vin range — ±0.1 ±0.5 %V o Load Regulation Reg load All outputs, 0≤Io≤Iomax — ±0.1 ±0.5 %V o Total Output Voltage Variation ∆Vo tol Includes set-point, line, load, Vo 1 — — ±3 (3) %Vo–40°C ≤Ta ≤+85°C Vo 2/Vo3 — — ±3 (3) Efficiency η Io1 =5A, Io2 =2A, Io3 =2A — 86.2 — % Vo Ripple/Noise V n Vo1 —3 5— (0 to 20MHz bandwidth) Vo 2 —2 5—m V pp Vo3 —2 5— Transient Response t tr 0.1A/µs load step, 50% to 75% Iomax — 200 — µSec Vos Vo over/undershoot — 5 — %V o Output Adjust Range V oadj Vo 1/Vo2/Vo3 — ±10 — %V o Over-Current Threshold I TRIP Total, all outputs. Reset with auto-recovery — 11 — A Switching Frequency ƒ s Over Vin and Io ranges 350 400 450 kHz Under Voltage Lockout V on Vin increasing — 35.5 — V Voff Vin decreasing — 34 — Turn-On Time t on Vin =48V step — 140 (4) —m s Enable Control (pins 1 & 2) Referenced to –V in (pin 4) High-Level Input Voltage V IH 4 — 15 (5) V Low-Level Input Voltage V IL –0.2 — 0.8 Low-Level Input Current I IL — 12m A Standby Input Current I in standby pins 1 & 2 open circuit — 1 5 mA Internal Input Capacitance C int — 1.14 — µF External Output Capacitance Co 1 0 220 1,000 (6) Co2 0 220 1,000 (6) µF Co3 0 220 1,000 (6) Primary/Secondary Isolation V iso 1500 — — V C iso — 2,200 — pF R iso 1 0——M Ω Notes: (1) The converter will operate down to no load with reduced specifications. (2) The sum-total current from outputs Vo 2, and Vo3 cannot exceed 9ADC. (3) Limits are specified by design. (4) Measured from the application of the input voltage to the instance that all outputs are in regulation. (5) The Enable inputs (pins 1 & 2) have internal pull-ups. Leaving pin 1 open-circuit and connecting pin 2 to –V in allows the the converter to operate when input power is applied. The maximum open-circuit voltage is 4V. (6) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. Consult the factory before using.

For technical support and more information, see inside back cover or visit www.ti.com 20 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4829— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4829 Performance Characteristics (See Notes A, B) Typical Characteristics Power Dissipation vs Output Power Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typ ical data for the ISR. Note B: Output Load (%) represents the percent drawn from each output of the stated 100% load condition. Note C: SOA curves represent operating conditions at which the internal components are at or below the manufacturer’s maximum rated ope rating temperatures. PT4829 Thermal Performance (See Note C) (Io1 + Io2 + Io3 =9A, represents 100% Load) 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 0 2 04 06 08 0 1 0 0 Output Load (% ) Pd - Watts 75V 48V 36V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 5.0V 1.5V 1.8V VOUT 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 5.0V 1.5V 1.8V VOUT Efficiency vs Output Power (Io1 =5A, Io2 =2A, Io3 =2A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =5A, Io2 =2A, Io3 =2A represents 100% Load) Efficiency vs Output Power (Io1 =2A, Io2 =2A, Io3 =5A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =2A, Io2 =2A, Io3 =5A represents 100% Load) Safe Operating Area @V in =48V Output Load (% ) Ambient Temperature (°C) 200LFM 120LFM 60LFM Nat Conv Airflow

For technical support and more information, see inside back cover or visit www.ti.com 21 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4831— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4831 Characteristics Symbols Conditions Min Typ Max Units Output Current I o Each output Io 1 (5.0V) 0.25 (1) — 5.0 (2) Total (Io1 + Io2 + Io3) ——9 (2) A Input Voltage Range V in Continuous 36 — 75 VSurge (1 minute) — — 80 Set-Point Voltage V o Vo1 4.9 5.0 5.1 Vo2 3.24 3.3 3.36 V Vo3 1.47 1.5 1.53 Temperature Variation Reg temp –40°C ≤Ta ≤+85°C, Io =Iomin Vo 1 — ±0.5 — %VoVo2/Vo3 — ±0.5 — Line Regulation Reg line All outputs, Over Vin range — ±0.1 ±0.5 %V o Load Regulation Reg load All outputs, 0≤Io≤Iomax — ±0.1 ±0.5 %V o Total Output Voltage Variation ∆Vo tol Includes set-point, line, load, Vo 1 — — ±3 (3) %Vo–40°C ≤Ta ≤+85°C Vo 2/Vo3 — — ±3 (3) Efficiency η Io1 =5A, Io2 =2A, Io3 =2A — 87 — % Vo Ripple/Noise V n Vo1 —4 0— (0 to 20MHz bandwidth) Vo 2 —3 5—m V pp Vo3 —2 5— Transient Response t tr 0.1A/µs load step, 50% to 75% Iomax — 200 — µSec Vos Vo over/undershoot — 5 — %V o Output Adjust Range V oadj Vo 1/Vo2/Vo3 — ±10 — %V o Over-Current Threshold I TRIP Total, all outputs. Reset with auto-recovery — 11 — A Switching Frequency ƒ s Over Vin and Io ranges 350 400 450 kHz Under Voltage Lockout V on Vin increasing — 35.5 — V Voff Vin decreasing — 34 — Turn-On Time t on Vin =48V step — 140 (4) —m s Enable Control (pins 1 & 2) Referenced to –V in (pin 4) High-Level Input Voltage V IH 4 — 15 (5) V Low-Level Input Voltage V IL –0.2 — 0.8 Low-Level Input Current I IL — 12m A Standby Input Current I in standby pins 1 & 2 open circuit — 1 5 mA Internal Input Capacitance C int — 1.14 — µF External Output Capacitance Co 1 0 220 1,000 (6) Co2 0 220 1,000 (6) µF Co3 0 220 1,000 (6) Primary/Secondary Isolation V iso 1500 — — V C iso — 2,200 — pF R iso 1 0——M Ω Notes: (1) The converter will operate down to no load with reduced specifications. (2) The sum-total current from outputs Vo 1, Vo2, and Vo3 cannot exceed 9ADC. (3) Limits are specified by design. (4) Measured from the application of the input voltage to the instance that all outputs are in regulation. (5) The Enable inputs (pins 1 & 2) have internal pull-ups. Leaving pin 1 open-circuit and connecting pin 2 to –V in allows the the converter to operate when input power is applied. The maximum open-circuit voltage is 4V. (6) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. Consult the factory before using.

For technical support and more information, see inside back cover or visit www.ti.com 22 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4831— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications Typical Characteristics Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typ ical data for the ISR. Note B: Output Load (%) represents the percent drawn from each output of the stated 100% load condition. Note C: SOA curves represent operating conditions at which the internal components are at or below the manufacturer’s maximum rated ope rating temperatures. 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 0 2 04 06 08 0 1 0 0 Output Power (% ) Pd - Watts 75V 48V 36V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN PT4831 Performance Characteristics (See Notes A, B) Power Dissipation vs Output Power PT4831 Thermal Performance (See Note C) (Io1 + Io2 + Io3 =9A, represents 100% Load) Efficiency vs Output Power (Io1 =5A, Io2 =2A, Io3 =2A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =5A, Io2 =2A, Io3 =2A represents 100% Load) Efficiency vs Output Power (Io1 =2A, Io2 =2A, Io3 =5A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =2A, Io2 =2A, Io3 =5A represents 100% Load) 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 5.0V 1.5V VOUT 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 5.0V 1.5V VOUT Safe Operating Area @V in =48V Output Load (% ) Ambient Temperature (°C) 200LFM 120LFM 60LFM Nat Conv Airflow

For technical support and more information, see inside back cover or visit www.ti.com 23 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4832— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4832 Characteristics Symbols Conditions Min Typ Max Units Output Current I o Each output Io 1 (5.0V) 0.25 (1) — 5.0 (2) Total (Io1 + Io2 + Io3) ——9 (2) A Input Voltage Range V in Continuous 36 — 75 VSurge (1 minute) — — 80 Set-Point Voltage V o Vo1 4.9 5.0 5.1 Vo2 3.24 3.3 3.36 V Vo3 2.45 2.5 2.55 Temperature Variation Reg temp –40°C ≤Ta ≤+85°C, Io =Iomin Vo 1 — ±0.5 — %VoVo2/Vo3 — ±0.5 — Line Regulation Reg line All outputs, Over Vin range — ±0.1 ±0.5 %V o Load Regulation Reg load All outputs, 0≤Io≤Iomax — ±0.1 ±0.5 %V o Total Output Voltage Variation ∆Vo tol Includes set-point, line, load, Vo 1 — — ±3 (3) %Vo–40°C ≤Ta ≤+85°C Vo 2/Vo3 — — ±3 (3) Efficiency η Io1 =5A, Io2 =2A, Io3 =2A — 86.7 — % Vo Ripple/Noise V n Vo1 —3 0— (0 to 20MHz bandwidth) Vo 2 —2 5—m V pp Vo3 —2 5— Transient Response t tr 0.1A/µs load step, 50% to 75% Iomax — 200 — µSec Vos Vo over/undershoot — 5 — %V o Output Adjust Range V oadj Vo 1/Vo2/Vo3 — ±10 — %V o Over-Current Threshold I TRIP Total, all outputs. Reset with auto-recovery — 11 — A Switching Frequency ƒ s Over Vin and Io ranges 350 400 450 kHz Under Voltage Lockout V on Vin increasing — 35.5 — V Voff Vin decreasing — 34 — Turn-On Time t on Vin =48V step — 140 (4) —m s Enable Control (pins 1 & 2) Referenced to –V in (pin 4) High-Level Input Voltage V IH 4 — 15 (5) V Low-Level Input Voltage V IL –0.2 — 0.8 Low-Level Input Current I IL — 12m A Standby Input Current I in standby pins 1 & 2 open circuit — 1 5 mA Internal Input Capacitance C int — 1.14 — µF External Output Capacitance Co 1 0 220 1,000 (6) Co2 0 220 1,000 (6) µF Co3 0 220 1,000 (6) Primary/Secondary Isolation V iso 1500 — — V C iso — 2,200 — pF R iso 1 0——M Ω Notes: (1) The converter will operate down to no load with reduced specifications. (2) The sum-total current from outputs Vo 2, and Vo3 cannot exceed 9ADC. (3) Limits are specified by design. (4) Measured from the application of the input voltage to the instance that all outputs are in regulation. (5) The Enable inputs (pins 1 & 2) have internal pull-ups. Leaving pin 1 open-circuit and connecting pin 2 to –V in allows the the converter to operate when input power is applied. The maximum open-circuit voltage is 4V. (6) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. Consult the factory before using.

For technical support and more information, see inside back cover or visit www.ti.com 24 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4832— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4832 Performance Characteristics (See Notes A, B) Typical Characteristics Power Dissipation vs Output Power Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typ ical data for the ISR. Note B: Output Load (%) represents the percent drawn from each output of the stated 100% load condition. Note C: SOA curves represent operating conditions at which the internal components are at or below the manufacturer’s maximum rated ope rating temperatures. PT4832 Thermal Performance (See Note C) (Io1 + Io2 + Io3 =9A, represents 100% Load) Efficiency vs Output Power (Io1 =5A, Io2 =2A, Io3 =2A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =5A, Io2 =2A, Io3 =2A represents 100% Load) Efficiency vs Output Power (Io1 =2A, Io2 =2A, Io3 =5A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =2A, Io2 =2A, Io3 =5A represents 100% Load) 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 5.0V 3.3V 2.5V VOUT 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 5.0V 3.3V 2.5V VOUT 0 2 04 06 08 0 1 0 0 Output Load (% ) Pd - Watts 36V 48V 75V VIN Safe Operating Area @V in =48V Output Load (% ) Ambient Temperature (°C) 200LFM 120LFM 60LFM Nat Conv Airflow

For technical support and more information, see inside back cover or visit www.ti.com 25 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4833— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications PT4833 Characteristics Symbols Conditions Min Typ Max Units Output Current I o Each output Io 1 (3.3V) 0.25 (1) —8 (2) Total (Io1 + Io2 + Io3) ——1 2 (2) A Input Voltage Range V in Continuous 36 — 75 VSurge (1 minute) — — 80 Set-Point Voltage V o Vo1 3.24 3.3 3.36 Vo2 1.96 2.0 2.04 V Vo3 1.47 1.5 1.53 Temperature Variation Reg temp –40°C ≤Ta ≤+85°C, Io =Iomin Vo 1 — ±0.5 — %VoVo2/Vo3 — ±0.5 — Line Regulation Reg line All outputs, Over Vin range — ±0.1 ±0.5 %V o Load Regulation Reg load All outputs, 0≤Io≤Iomax — ±0.1 ±0.5 %V o Total Output Voltage Variation ∆Vo tol Includes set-point, line, load, Vo 1 — — ±3 (3) %Vo–40°C ≤Ta ≤+85°C Vo 2/Vo3 — — ±3 (3) Efficiency η Io1 =6A, Io2 =2A, Io3 =2A — 86 — % Vo Ripple/Noise V n Vo1 —4 0— (0 to 20MHz bandwidth) Vo 2 —2 5—m V pp Vo3 —2 5— Transient Response t tr 0.1A/µs load step, 50% to 75% Iomax — 200 — µSec Vos Vo over/undershoot — 3 — %V o Output Adjust Range V oadj Vo 1/Vo2/Vo3 — ±10 — %V o Over-Current Threshold I TRIP Total, all outputs. Reset with auto-recovery — 14 — A Switching Frequency ƒ s Over Vin and Io ranges 350 400 450 kHz Under Voltage Lockout V on Vin increasing — 35.5 — V Voff Vin decreasing — 34 — Turn-On Time t on Vin =48V step — 140 (4) —m s Enable Control (pins 1 & 2) Referenced to –V in (pin 4) High-Level Input Voltage V IH 4 — 15 (5) V Low-Level Input Voltage V IL –0.2 — 0.8 Low-Level Input Current I IL — 12m A Standby Input Current I in standby pins 1 & 2 open circuit — 1 5 mA Internal Input Capacitance C int — 1.14 — µF External Output Capacitance Co 1 0 220 1,000 (6) Co2 0 220 1,000 (6) µF Co3 0 220 1,000 (6) Primary/Secondary Isolation V iso 1500 — — V C iso — 2,200 — pF R iso 1 0——M Ω Notes: (1) The converter will operate down to no load with reduced specifications. (2) The sum-total current from outputs Vo 1, Vo2, and Vo3 cannot exceed 12ADC. (3) Limits are specified by design. (4) Measured from the application of the input voltage to the instance that all outputs are in regulation. (5) The Enable inputs (pins 1 & 2) have internal pull-ups. Leaving pin 1 open-circuit and connecting pin 2 to –V in allows the the converter to operate when input power is applied. The maximum open-circuit voltage is 4V. (6) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. Consult the factory before using.

For technical support and more information, see inside back cover or visit www.ti.com 26 SL TS165E - FEBRUARY 2002 - REVISED MARCH 2003 PT4833— 48V 35-W Triple Output Isolated DC/DC Converter for Logic Applications Typical Characteristics Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typ ical data for the ISR. Note B: Output Load (%) represents the percent drawn from each output of the stated 100% load condition. Note C: SOA curves represent operating conditions at which the internal components are at or below the manufacturer’s maximum rated ope rating temperatures. PT4833 Performance Characteristics (See Note A, B) PT4833 Thermal Performance (See Note C) (Io1 + Io2 + Io3 =12A, represents 100% Load) Efficiency vs Output Power (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =8A, Io2 =2A, Io3 =2A represents 100% Load) Efficiency vs Output Power (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) Output Ripple vs Output Power; V in =48V (Io1 =4A, Io2 =4A, Io3 =4A represents 100% Load) Power Dissipation vs Output Load Safe Operating Area @V in =48V Output Power (% ) Ambient Temperature (°C) 200LFM 120LFM 60LFM Nat Conv Airflow 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Efficiency - % 36V 48V 75V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 2.0V 1.5V VOUT 0 2 04 06 08 0 1 0 0 Output Load (% ) Pd - Watts 75V 48V 36V VIN 100 0 2 04 06 08 0 1 0 0 Output Load (% ) Ripple - mV 3.3V 2.0V 1.5V VOUT

For technical support and more information, see inside back cover or visit www.ti.com Application Notes PT4820 Series Operating Features of the PT4820 Triple-Output DC/DC Converters Short-Circuit Protection To protect against load faults the PT4820 series of triple- output DC/DC converters incorporate output short-circuit protection. When the combined output current from all three outputs exceeds the over-current threshold (see data sheet specifications), the PT4820 shuts down after a short period of typically 15ms. This forces the output voltage at all three regulated outputs to simultaneously fall to zero. Following shutdown, the module automatically attempts to recover by executing a soft-start power-up. This occurs at intervals of approximately 65ms. If the load fault persists, the module will continually cycle through successive over- current trips and restarts. Over-Temperature Protection The PT4820 DC/DC converter series have an internal temperature sensor, which monitors the temperature of the module’s metal case. If the case temperature exceeds a nominal 110°C the converter will shut down. The converter will automatically restart when the sensed temperature returns to about 100°C. Under-Voltage Lock-Out The Under-Voltage Lock-Out (UVLO) circuit prevents operation of the converter whenever the input voltage to the module is insufficient to maintain output regulation. The UVLO has approximately 2V of hysterisis. This is to prevent oscillation with a slowly changing input voltage. Below the UVLO threshold the module is off and the enable control inputs, EN1 and EN2 are inoperative. On/Off Output Voltage Sequencing The power-up characteristic of the PT4820 series of DC/DC converters meets the requirements of micro pro- cessor and DSP chipsets. All three outputs are internally sequenced to power-up in unison. Figure 1-1 shows the PT4820 output voltage rise times and characteristic shapes after either power is applied to the input of the converter, or the converter is enabled using one of the enable control inputs. All three output voltages rise simultaneously and monotonically until each reaches its respective output voltage. There is no turn-on overshoot and the output voltages are proportional to each other during power on. Turn-On Time The turn-on on time varies with the input voltage. The typical turn-on time (measured from the application of a valid input voltage to instance all outputs are in regulation) is typically 140 milliseconds at V in =48V. The rise time of the output voltage is between 10 and 15 milliseconds. Primary-Secondary Isolation The PT4820 series of DC/DC converters incorporate electrical isolation between the input terminals (primary) and the output terminals (secondary). All converters are production tested to a withstand voltage of 1500VDC. The isolation complies with UL60950 and EN60950, and the requirements for operational isolation. This allows the converter to be configured for either a positive or negative input voltage source. The regulation control circuitry for these modules is located on the secondary (output) side of the isolation barrier. Control signals are passed between the primary and secondary sides of the converter. The data sheet ‘Pin Descriptions’ and ‘Pin-Out Information’ provides guid- ance as to which reference, primary or secondary, each pin is associated. Input Current Limiting The converter is not internally fused. For safety and overall system protection, the maximum input current to the converter must be limited. Active or passive current limiting can be used. Passive current limiting can be a fast acting fuse. A 125-V fuse, rated no more than 5A, is recommended. Active current limiting can be imple- mented with a current limited “Hot-Swap” controller. Figure 1-1; Vo1, Vo2, Vo3 Power-Up Sequence Vo1 (0.5V/Div) Vo2 (0.5V/Div) Vo3 (0.5V/Div) HORIZ. SCALE: 2ms/Div

For technical support and more information, see inside back cover or visit www.ti.com Application Notes continued Vo (nom) 2.0V 1.8V 1.5V 1.2V Va (req’d) Table 3-3 PT4820 Series 1.080 (2.6)kΩ 1.100 (5.8)kΩ 1.120 (10.6)kΩ 1.140 (18.6)kΩ 1.160 (34.7)kΩ 1.180 (82.7)kΩ 1.200 1.220 486.0k Ω 1.240 241.0k Ω 1.260 160.0k Ω 1.280 119.0k Ω 1.300 94.2k Ω 1.320 77.9k Ω 1.350 (0.9)kΩ 1.375 (3.6)kΩ 1.400 (7.8)kΩ 1.425 (14.6)kΩ 1.450 (28.4)kΩ 1.475 (69.6)kΩ 1.500 1.525 362.0k Ω 1.550 178.0k Ω 1.575 117.0k Ω 1.600 86.5k Ω 1.620 (4.5)kΩ 71.2kΩ 1.650 (12.2)kΩ 55.9kΩ 1.700 (35.4)kΩ 1.750 (105.0)kΩ 1.800 (4.4)kΩ 1.850 (17.6)kΩ 274.0kΩ 1.900 (43.9)kΩ 126.0kΩ 1.950 (123.0)kΩ 76.7kΩ 2.000 2.050 225.0k Ω 2.100 100.0k Ω 2.150 58.4k Ω 2.200 37.6k Ω R1 = (Blue) R2 = Black Vo (nom) 5.0V 3.3V 2.5 Va (req’d) Vo1, Vo2, & Vo3 OUTPUT VOLTAGE ADJUST RESISTOR VALUES (See Note 3 for adjustment limitations) 2.25 (1.6)kΩ 2.3 (14.6)kΩ 2.35 (36.3)kΩ 2.4 (79.6)kΩ 2.45 (210.0)kΩ 2.5 2.55 210.0k Ω 2.6 84.7k Ω 2.65 43.1k Ω 2.7 22.3k Ω 2.75 9.8k Ω 2.97 (18.0)kΩ 3.0 (24.9)kΩ 3.05 (40.1)kΩ 3.1 (62.9)kΩ 3.15 (101.0)kΩ 3.2 (177.0)kΩ 3.25 (405.0)kΩ 3.3 3.35 229.0k Ω 3.4 94.5k Ω 3.45 49.6k Ω 3.5 27.2k Ω 3.55 13.7k Ω 3.6 4.7k Ω 3.63 0.6k Ω 4.5 (67.7)kΩ 4.6 (96.7)kΩ 4.7 (145.0)kΩ 4.8 (242.0)kΩ 4.9 (533.0)kΩ 5.0 5.1 155.0kΩ 5.2 61.1kΩ 5.3 29.7kΩ 5.4 14.0k Ω 5.5 4.5k Ω Table 3-2 Vo1, Vo2, & Vo3 OUTPUT VOLTAGE ADJUSTMENT RANGE AND FORMULA PARAMETERS

For technical support and more information, see inside back cover or visit www.ti.com Application Notes VDE Approved Installation Instructions (Installationsanleitung) Nennspannnug (Rated Voltage): PT4820 36 to 72 Vdc, Transient to 80Vdc Nennaufnahme (Rated Input): PT4820 1.5 Adc Nennleistung (Rated Power): 40 Watts Maximum Ausgangsspannung (Sec. Voltage):PT4820 Series Angabe der Umgebungstemperatur (Information on ambient temperature): +85 °C maximum as tested Besondere Hinweise (Special Instructions): Es ist vorzusehen, daß die Spannungsversorgung in einer Endanwendung über eine isolierte Sekundaerschaltung bereit gestellt wird. Die Eingangspannung der Spannungsversorgungsmodule muss eine verstaerkte Isolierung von der Wechselstromquelle aufweisen. Die Spannungsversorgung muss gemaess den Gehaeuse-, Montage-, Kriech- und Luftstrecken-, Markierungs- und Trennanforderungen der Endanwendung installiert werden. (The power supply is intended to be supplied by isolated secondary circuitry in an end use application. The input power to these power supplies shall have reinforced insulation from the AC mains. The power supply shall be installed in compliance with the enclosure, mounting, creepage, clearance, casualty, markings, and segregation requirements of the end-use application. Offenbach, VDE Pr üf- und Zertifizierungsinstitut Abteilung / Department TD (Jürgen Bärwinkel) Ort / Place: Datum / Date: Nov 6, 2002 (Stempel und Unterschrift des Herstellers / Stamp and signature of the manufacturer) PT4820 Series

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright  2003, Texas Instruments Incorporated