PSL12-N PACELEADER | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 2
Technical content
SILICON EPIT AXIAL PLANER TYPESILICON EPIT AXIAL PLANER TYPE Low VF Chip Schottky Diodes o MAXIMUM RATINGS (at TA=25 C unless otherwise noted) UNITS SYMBOL IO IR IFSM CJ RJA TSTG Min. Typ. Max.PARAMETER CONDITIONS Forward rectified current Forward surge current Reverse current -55 130 1.0 1.0 +150 mA mA A A C / W pF C SYMBOLS MARKING CODE Operating Temperature (C ) -55 to + 125 8.3ms Single Half Sine-Wave Superimposed on Rated Load (JEDEC Method) VR=VRRM TA=25 C VR=VRRM TA=100 C Junction to ambient F=1MHz and applied 4vDC reverse voltage See Fig.2 *1 Repetitive peak reverse peak reverse *2 RMS voltage *3 Continuous reverse voltage *4 Maximum forward voltage 20 0.38 30 0.40 40 0.40 Plastic package has Underwriters Laboratory Flammability Classification 94V-0 Ufizing Flame Retardant Epoxy Molding Compound. For surface mounted applications. Exceeds environmental standards of ML-S-19500/228 Low leakage current Case JEDEC SOD-323 molded plastic Terminals Solder plated, solderable per MIL-STD-750, Method 2026 Polarity Indicated by cathode band Mounting Position Any PSL12-N PSL13-N PSL14-N VRRM (V) VRMS (V) VR (V) VF (V) Thermal resistance Diode junction capacitance Storage temperature SOD-323 Dimensions in inches and (millimeters) 0.012(0. 3) Typ. 0.016(0. 4) Typ. 0.016(0. 4) Typ. 0.106 (2.7 ) 0.091 (2.3 ) 0.057 (1.45 ) 0.041 (1.05 ) 0.047 (1.2 ) 0.031 (0.8 ) www.paceleader.tw
SILICON EPIT AXIAL PLANER TYPESILICON EPIT AXIAL PLANER TYPE www.paceleader.tw