MM912_P812 FREESCALE | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 19
Technical content
© Freescale Semiconductor, Inc., 2012. All rights reserved. *This document contains certain information on a product under development. and other single/dual cylinders small engine control applications. electromagnetic compatibility (EMC) performance.
- Designed to operate over the range of ~4.7 V ≤ VPWR ≤ 36 V
- Relay/injector/fuel pump driver —current limit—4.0 A typical
- Lamp driver—current limit—1.5 A typical
- All external outputs protected agains t short to battery and over-current
- VCC voltage pre-regulator provides +5.0 V power for the MCU
- MCU watchdog timer circuit with parallel refresh/time setting line
- ISO-9141 K-Line transceiver for communicating diagnostic messages
- All signal lines are accessible
- Also available with MC9S12 XEP100 MCU for calibration
- For detailed specifications see data sheets for the MC33812 and MC9S12Pxxx
- Provides single package ECU for minimum PC board area
Figure 1. MM912_P812 Simplified Application Diagram
100 Pin LQFP-EP
- Not all connections on MCU shown
2 Freescale Semiconductor
a part number search for the following device numbers. Figure 2. MM912_P812 Detailed Application Diagram Table 1. Orderable Part Variations
- To Order parts in Tape & Reel, add the R2 suffix to the part number.
Table 2. Calibration Tools
Analog Integrated Circuit Device Data Freescale Semiconductor 3 MM912_P812 PART IDENTIFICATION PART IDENTIFICATION This section provides an explanation of the part numbers and their alpha numeric breakdown.
DESCRIPTION
Part numbers for the chips have fields that identify the specific part configuration. You can use the values of these fields to determine the specific part you have received. FORMAT AND EXAMPLES Part numbers for a given device have the following format, followed by a device example: Table 3 - Part Numbering - Analog EMBEDDED MCU + POWER: MM 9 cc fpxxx rtv PPP RR - PM912JP812AMAF FIELDS These tables list the possible values for each field in the part number (not all combinations are valid). Table 3. Part Numbering - Analog EMBEDDED MCU + POWER
9 Memory Type 9 = Flash, OTP
4 Freescale Semiconductor
Figure 3. MC9S12P Family Block Diagram
64 Byte Trace Buffer
Figure 4. 33812 Simplified Internal Block Diagram
- Pull-up and pull-down current sources are ~50 µA, unless otherwise noted
6 Freescale Semiconductor
Figure 5. MM912_P812 Pin Connections
- Pins denoted by an * are functionally diffe rent in calibration on the S12XEP100 device. If using both devices with the same PC board,
be aware of the differences.
- EP, PGND1, PGND2, and DGND, must all be connected to the ground plane.
- Compared to the S12P in the 80 pin QFP package, 21 pins are missing in the SiP. These pins are: PP2, PP1, PP0, PB1, PB7, PE5,
Table 4. MM912_P812 Pin Definitions an ESD capacitor where the signal goes off the PC Board. The network used on this pin is determined by the user requirements. The network used on this pin is determined by the user requirements.
8 Freescale Semiconductor
capacitor where the signal goes off the PC Board. Feedback to the internal VCC regulator from a external pass transistor. (during slave mode). MOSI for the serial peripheral interface (SPI). (during slave mode). MISO for the serial peripheral interface (SPI). internally. Connect to VCC and use a 100 nF bypass capacitor to ground. width modulator (PWM) output channel 3. configured as a timer (TIM) channel 1. configured as a timer (TIM) channel 2.
configured as a timer (TIM) channel 3. output 5, or as the output of the API_EXTCLK. configured as a timer (TIM) channel 6. configured as a timer (TIM) channel 7. the rising edge of RESET. The BKGD pin has an internal pull-up device. MCU 53 PB0 I/O PB0 Port B, I/O pin 0 is a general purpose input or output pin. MCU 54 PB2 I/O PB2 Port B, I/O pin 2 is a general purpose input or output pin. MCU 55 PB3 I/O PB3 Port B, I/O pin 3 is a general purpose input or output pin. MCU 56 PB4 I/O PB4 Port B, I/O pin 4 is a general purpose input or output pin. MCU 57 PB5 I/O PB5 Port B, I/O pin 5 is a general purpose input or output pin. MCU 58 PB6 I/O PB6 Port B, I/O pin 6 is a general purpose input or output pin. up is enabled during reset. It can be configured to output ECLKX2. MCU 60 PE6 I/O PE6 Port E, I/O pin 6 is a general purpose input or output pin. timing reference. The ECLK output has a programmable prescaler.
10 Freescale Semiconductor
- S12XEP100 signal noted for reuse of PC board for the calibration device.
Ground) connect to the 33812 RESET pin 93. use bypass capacitor, 100 nF to Ground. allows the supply voltage to the PLL to be bypassed independently. Internal power and ground are generated by the internal regulator. connected to device pins to allow external decoupling capacitors. requests. This will wake-up the MCU from stop or wait mode. interrupt requests. This will wake-up the MCU from stop or wait mode. sensitive while this pin is low, the MCU will not enter STOP mode. Connect to 10K pull-up resistor to VCC. MCU 73 PA1 I/O PA1 Port A, I/O pin 1 is a general purpose input or output pin. MCU 74 PA5 I/O PA5 Port A, I/O pin 5 is a general purpose input or output pin.
- S12XEP100 signal noted for reuse of PC board for the calibration device.
ESD protection capacitor. Use of low pass filter as necessary. and ESD protection capacitor. Use of low pass filter as necessary. and ESD protection capacitor. Use of low pass filter as necessary. and ESD protection capacitor. Use of low pass filter as necessary. and ESD protection capacitor. Use of low pass filter as necessary. and ESD protection capacitor. Use of low pass filter as necessary. and ESD protection capacitor. Use of low pass filter as necessary. and ESD protection capacitor. Use of low pass filter as necessary. and ESD protection capacitor. Use of low pass filter as necessary. digital converter. Connect to Ground. voltage regulator. Connect to Ground. If used for ISO9141 connect to pin 4, MRX.
- S12XEP100 signal noted for reuse of PC board for the calibration device.
12 Freescale Semiconductor
Note that Pins 46,47,70,75, and 76 are different between the S12P and the S12XEP100 SiPs. ohm resistors can be eliminated and only the capacitors are needed for the S12XEP100 boards. If used for ISO9141 connect to pin 3, MTX. power up and power down. Provides RESET to MCU on pin 64. Analog 94 INJFLT Output Injector Fault Logic Level output to MCU indicating any fault in the injector circuit. Analog 95 RELFLT Output Relay Fault Logic Level output to MCU indicating any fault in the relay circuit. Analog 96 IGNFLT Output Ignition Fault Logic Level output to MCU indicating any fault in the ignition circuit.
- EP GND Ground Substrate Ground Should be tied to the Ground plane. Connect to Ground.
The detailed MC33812 specifications can be found in the MC33812 data sheet. See MC33812. The detailed S12P specifications can be found in the MC9S12P128 reference manual. See MC9S12P128. Table 5. MM912_P812 Maximum Ratings permanent damage to the device.
- ESD testing is performed in accordanc e with the Human Body Model (HBM) (C
(CZAP = 200 pF, RZAP = 0 Ω), and the Charge Device Model (CDM), Robotic (CZAP = 4.0 pF).
- Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may
cause malfunction or permanent damage to the device.
- Freescale’s Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020. For Peak Package Reflow
and enter the core ID to view all orderable parts (i.e. MC33xxxD enter 33xxx), and review parametrics.
- This parameter is guaranteed by design but is not production tested.
Analog Integrated Circuit Device Data
14 Freescale Semiconductor
MM912_P812 PACKAGING PACKAGING DIMENSIONS PACKAGING PACKAGING DIMENSIONS Important: For the most current revision of the package, visit www.freescale.com and perform a keyword search on 98ASA00371D. AF SUFFIX (PB-FREE) 100-PIN 98ASA00371D ISSUE 0
Analog Integrated Circuit Device Data Freescale Semiconductor 15 MM912_P812 PACKAGING PACKAGING DIMENSIONS AF SUFFIX (PB-FREE) 100-PIN 98ASA00371D ISSUE 0
Analog Integrated Circuit Device Data
16 Freescale Semiconductor
MM912_P812 PACKAGING PACKAGING DIMENSIONS AF SUFFIX (PB-FREE) 100-PIN 98ASA00371D ISSUE 0
Analog Integrated Circuit Device Data Freescale Semiconductor 17 MM912_P812 REFERENCES PACKAGING DIMENSIONS REFERENCES DOCUMENT URL MC33812 Datasheet • http://www.freescale.com/files/analog/doc/data_sheet/MC33812.pdf MC9S12P128 Reference Manual • http://www.freescale.com/files/microc ontrollers/doc/data_sheet/MC9S12P128.pdf SG187 Selector Guide • http://www.freescale.com/files/microc ontrollers/doc/selector_guide/SG187.pdf SG1002 Selector Guide • http://www.freescale.com/files/s hared/doc/selector_guide/SG1002.pdf
Analog Integrated Circuit Device Data
18 Freescale Semiconductor
MM912_P812
REVISION HISTORY
REVISION DATE DESCRIPTION OF CHANGES 1.0 5/2012 • Initial release
Document Number: MM912_P812 Rev. 1.0 Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits on the information in this document. Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, Qorivva, StarCore, and Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, Processor expert, QorIQ Qonverge, QUICC Engine, Ready Play, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc. How to Reach Us: Home Page: freescale.com Web Support: freescale.com/support