PL102-10 MICREL | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 7

Technical content

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474 -1000 • www.micrel.com Rev 2/5/09 Page 1

FEATURES

 Frequency Range : − 15 to 170MHz @ 3.3V − 15 to 145MHz @ 2.5V  Internal Phase Locked Loop Allow s Spread Spectrum Modulation o n Reference Clock to Pass to Outputs.  Zero Input to Output Delay  Less Than 700 ps Device to Device Skew  Less Than 2 00ps Skew Between Outputs  Less Than 100ps Cycle to Cycle Jitter  2.5V or 3.3V Power Supply  Available in 8-Pin SO P or 6 -pin SOT GREEN / RoHS Compliant Package s PIN CONFIGURATION

DESCRIPTION

The PL102 -10 is a high performance, low skew, low jitter zero dela y buffer designed to distribute high speed clocks and is available in 8 -pin SOP or 6 -pin SOT23 package . It has two outputs that are synchr onized with the input. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than 350 ps, the device acts as a zero d elay buffer. BLOCK DIAGRAM PLLREFIN CLKOUT CLK1 CLK2 4 5 8REFIN CLK1 CLK2 CLKOUT DNC VDD DNCGND SOP-8L 3 4

6 CLK1

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474 -1000 • www.micrel.com Rev 2/5/09 Page 2 PIN DESCRIPTIONS Pin Name Pin Nu mber Type Description SOP-8L SOT 23-6L REFIN 1 3 I Input reference frequency. Spread spectrum modulation on this signal will be passed to the output (up to 100kHz SST modul ation). GND 2 2 P Ground Connection. CLK1 3 1 O Buffered clock output. CLK2* 4 6 O Buffered clock output. VDD 5 5 P 2.5V or 3.3V Power Supply co nnection. DNC 6, 7 - - Do Not Connect CLKOUT 8 4 O Buffered clock output. Internal feed back on this pin. *Note : If CLK2 is pulled high during startup the device will enter test mode. ELECTRICAL SPECIFICA TIONS 1. Absolute Maximum Ratings PARAMETERS SYMBOL MIN. MAX. UNITS Supply Voltage VDD 4.6 V Input Voltage, dc VI -0.5 VDD +0.5 V Output Voltage, dc VO -0.5 VDD +0.5 V Storage Temperature TS -65 150 C Ambient Operating Te mperature* TA -40 85 C Junction Temperature TJ 125 C Lead Temperature (so ldering, 10s) 260 C Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the dev ice a t these or any other co n- ditions above the operational limits noted in this specification is no t implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only. 2. Electrical Characteristics PARAM ETERS SYMBOL COND ITION S MIN. TYP. MAX. UNITS Supply Voltage VDD 2.25 3.63 V Input Low Voltage VIL 0.8 V Input High Voltage VIH 2.0 V Output Low Vol tage VOL IOL = 24mA 0.4 V Output High Voltage VOH IOH = 24mA 2.4 V Supply Current IDD Unloaded outputs at 100MHz , VDD =3.3V. 22 30 mA

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474 -1000 • www.micrel.com Rev 2/5/09 Page 3 3. Switching Characteristics PARAM ETERS SYMBOL COND ITIONS MIN. TYP. MAX. UNITS Input/ Output Frequency t1 2.5V/3.3V 15 145/170 MHz Duty Cycle DC Measured at VDD /2, CL=15pF, Fou t = 100MHz 45 50 55 % Rise Time Tr Measured b etween 10% and 90%V DD , CL=15pF 1.2 1.5 ns Fall Time Tf Measured b etween 90% and 10%, C L=15pF 1.2 1.5 ns Output to Output Skew Tske w All outputs equally loaded, CL=15pF 200 ps Delay, REF Rising Edge to CLKOUT Rising Edge Tdela y Measured at VDD /2 0 350 ps Device to Device Skew Tdsk -dsk Measured at V DD /2 on the CLKOUT pins of devices 0 700 ps Cycle to Cycle Jitter Tcyc -c yc Measured at 100MHz 60 ps PLL Lock Time Tloc k Stable power supply, valid clock presented on REF pin 1.0 ms Jitter; A bsolute Jitte r Tjabs Measured 10,000 c ycles , low jitter input signal 20 50 ps Jitter; 1 -si gma Tj1 -s Measured 10,000 c ycles, low jitter input signal 9 15 ps SWITCHING WAVEFORMS Duty Cycle Timing VDD/2VDD/2 VDD/2 Output - Output Skew VDD/2 VDD/2 TSKEW Output Output

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474 -1000 • www.micrel.com Rev 2/5/09 Page 4 SWITCHING WAVE FORMS All Outputs Rise/Fall Time 0.8V 2.0V Output tr tf 2.0V 0.8V 3.3V Input to Output Propagation Delay Input Output VDD/2 Tdelay VDD/2 Device to Device Skew Device1 CLKOUT Device2 CLKOUT VDD/2 Tdsk - dsk VDD/2

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474 -1000 • www.micrel.com Rev 2/5/09 Page 5 Output-Output Skew REF CLKOUT The skew between CLKOUT and the CLK(1-2) outputs is not dynamically adjusted by the PLL. Since CLKOUT is one of the inputs to the PLL, zero phase difference is maintained from REF to CLKOUT. If all outputs are equally loaded, zero phase difference will be maintained from REF to all outputs. If applications requiring zero output-output skew, all the outputs must be equally loaded. If the CLK(1-2) outputs are less loaded than CLKOUT, CLK(1-2) outputs will lead it; if the CLK(1-2) is more loaded than CLKOUT, CLK(1-2) will lag the CLKOUT. Since the CLKOUT and the CLK(1-2) outputs are identical, they all start at the same time, but difference loads cause them to have different rise times and different times crossing the measurement thresholds. CLK(1-2) Zero Delay REF CLKOUT CLK(1-2) Advanced REF CLKOUT CLK(1-2) Delayed REF input and all outputs are equally loaded REF input and CLK(1-2) outputs are equally loaded, with CLK(1-2) less loaded than CLKOUT. REF input and CLK(1-2) outputs loaded equally, withCLK(1-2) more loaded then CLKOUT.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474 -1000 • www.micrel.com Rev 2/5/09 Page 6 PACKAGE INFORM ATION (GREEN PACKAGE COMPLIANT) SOP-8L SOT23 -6L Symbol Dimension in MM Min. Max. A 1.35 1.75 A1 0.10 0.25 A2 1.25 1.50 B 0.33 0.53 C 0.19 0.27 D 4.80 5.00 E 3.80 4.00 H 5.80 6.20 L 0.40 0.89 e 1.27 BSC Symbol Dimension in MM Min. Max. A 1.05 1.35 A1 0.05 0.15 A2 1.00 1.20 B 0.30 0.50 C 0.08 0.20 D 2.80 3.00 E 1.50 1.70 H 2.60 3.0 L 0.35 0.55 e 0.95 BSC C L E H D e b A C L E H D e b A

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474 -1000 • www.micrel.com Rev 2/5/09 Page 7 ORDERING INFORMATION (GREEN PACKAGE COMPLIANT) Micrel Inc., reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Micrel is believed to be accurate and reliable. However, Micrel makes no guarantee or warranty concerning the accuracy of said info rmation and shall not be responsible for any loss or damage of what ever nature resulting from the use of, or reliance upon this product. LIFE SUPPORT POLICY : Micrel’s products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Micre l Inc. For part ordering, please contact our Sales Department:

2180 Fortune Drive , San Jose, CA 95131 , USA

Tel: (4 08) 944 -0800 Fax: (408) 474 -1000 PART NUMBER The order number for this device is a combination of the following: Part number, Package type and Operating temperature range PL102 -10 X X - X Part / Or der Nu mber Marking * Package Option PL102 -10SC P102-10 SC LLL 8-Pin SOP (Tube) PL102 -10SC-R P102 -10 SC LLL 8-Pin SO P (Tape and Reel) PL102 -10SI P102 -10 SI LLL 8-Pin SOP (Tube) PL102 -10SI-R P102 -10 SI LLL 8-Pin SO P (Tape and Reel) PL102 -10TC-R C10A0 LLL 6-Pin SOT (Tape and Reel) PL102 -10TI-R C10A0 LLLI 6-Pin SOT (Tape and Reel) *Note: LLL designates lot number PART NUMBER TEMPERATURE C=COMMERCIAL (0°C to 70°C) I=INDUSTRIAL (-40°C to 85°C ) PACKAGE TYPE S= SOP -8L T= SOT23 -6L NONE= TUBE R=TAPE AND REEL