PHP3N40E PHILIPS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 10

Technical content

Philips Semiconductors Product specification PowerMOS transistors PHP3N40E, PHB3N40E, PHD3N40E Avalanche energy rated FEATURES SYMBOL QUICK REFERENCE DATA

  • Repetitive Avalanche Rated
  • Fast switching VDSS = 400 V
  • Stable off-state characteristics
  • High thermal cycling performance ID = 2.5 A
  • Low thermal resistance R DS(ON) ≤ 3.5 Ω GENERAL DESCRIPTION N-channel, enhancement mode field-effect power transistor, intended for use in off-line switched mode power supplies, applications. The PHP3N40E is supplied in the SOT78 (TO220AB) conventional leaded package. The PHB3N40E is supplied in the SOT404 surface mounting package. The PHD3N40E is supplied in the SOT428 surface mounting package. PINNING SOT78 (TO220AB) SOT404 SOT428 PIN DESCRIPTION 1 gate 2 drain 1 3 source tab drain LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 134) SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT V DSS Drain-source voltage T j = 25 ˚C to 150˚C - 400 V VDGR Drain-gate voltage T j = 25 ˚C to 150˚C; RGS = 20 kΩ - 400 V VGS Gate-source voltage - ± 30 V ID Continuous drain current Tmb = 25 ˚C; VGS = 10 V - 2.5 A Tmb = 100 ˚C; VGS = 10 V - 1.5 A IDM Pulsed drain current T mb = 25 ˚C - 10 A PD Total dissipation T mb = 25 ˚C - 50 W Tj, Tstg Operating junction and - 55 150 ˚C storage temperature range d g s 12 3 tab tab tab 1 It is not possible to make connection to pin 2 of the SOT428 or SOT404 packages. August 1998 1 Rev 1.100

Philips Semiconductors Product specification PowerMOS transistors PHP3N40E, PHB3N40E, PHD3N40E Avalanche energy rated AVALANCHE ENERGY LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 134) SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT E AS Non-repetitive avalanche Unclamped inductive load, IAS = 0.6 A; - 120 mJ energy t p = 0.5 ms; Tj prior to avalanche = 25˚C; VDD ≤ 50 V; RGS = 50 Ω ; VGS = 10 V; refer to fig:17 EAR Repetitive avalanche energy2 IAR = 2.5 A; tp = 1 µs; Tj prior to - 3 mJ avalanche = 25˚C; RGS = 50 Ω ; VGS = 10 V; refer to fig:18 IAS , IAR Repetitive and non-repetitive - 2.5 A avalanche current THERMAL RESISTANCES SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT R th j-mb Thermal resistance junction - - 2.5 K/W to mounting base R th j-a Thermal resistance junction SOT78 package, in free air - 60 - K/W to ambient SOT404 and SOT428 packages, pcb - 50 - K/W mounted, minimum footprint 2 pulse width and repetition rate limited by Tj max. August 1998 2 Rev 1.100

Philips Semiconductors Product specification PowerMOS transistors PHP3N40E, PHB3N40E, PHD3N40E Avalanche energy rated

ELECTRICAL CHARACTERISTICS

Tj = 25 ˚C unless otherwise specified SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT V (BR)DSS Drain-source breakdown V GS = 0 V; ID = 0.25 mA 400 - - V voltage ΔV(BR)DSS / Drain-source breakdown V DS = VGS ; ID = 0.25 mA - 0.1 - %/K ΔTj voltage temperature coefficient R DS(ON) Drain-source on resistance VGS = 10 V; ID = 1.25 A - 2 3.5 Ω VGS(TO) Gate threshold voltage V DS = VGS ; ID = 0.25 mA 2.0 3.0 4.0 V gfs Forward transconductance VDS = 30 V; ID = 1.25 A 0.5 1.5 - S IDSS Drain-source leakage current VDS = 400 V; VGS = 0 V - 1 25 µA VDS = 320 V; VGS = 0 V; Tj = 125 ˚C - 30 250 µA IGSS Gate-source leakage current VGS = ±30 V; VDS = 0 V - 10 200 nA Q g(tot) Total gate charge I D = 2.5 A; VDD = 320 V; VGS = 10 V - 20 25 nC Q gs Gate-source charge - 2 3 nC Q gd Gate-drain (Miller) charge - 8 12 nC td(on) Turn-on delay time V DD = 200 V; RD = 82 Ω ; - 10 - ns tr Turn-on rise time R G = 24 Ω -2 5-n s td(off) Turn-off delay time - 46 - ns tf Turn-off fall time - 25 - ns Ld Internal drain inductance Measured from tab to centre of die - 3.5 - nH Ld Internal drain inductance Measured from drain lead to centre of die - 4.5 - nH (SOT78 package only) Ls Internal source inductance Measured from source lead to source - 7.5 - nH bond pad C iss Input capacitance V GS = 0 V; VDS = 25 V; f = 1 MHz - 240 - pF C oss Output capacitance - 44 - pF C rss Feedback capacitance - 26 - pF SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS Tj = 25 ˚C unless otherwise specified SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT I S Continuous source current Tmb = 25˚C - - 2.5 A (body diode) ISM Pulsed source current (body Tmb = 25˚C - - 10 A diode) VSD Diode forward voltage I S = 2.5 A; VGS = 0 V - - 1.2 V trr Reverse recovery time I S = 2.5 A; VGS = 0 V; dI/dt = 100 A/µs - 200 - ns Q rr Reverse recovery charge - 2 - µC August 1998 3 Rev 1.100

Philips Semiconductors Product specification PowerMOS transistors PHP3N40E, PHB3N40E, PHD3N40E Avalanche energy rated Fig.1. Normalised power dissipation. PD% = 100⋅PD /PD 25 ˚C = f(Tmb ) Fig.2. Normalised continuous drain current. ID% = 100⋅ID /ID 25 ˚C = f(Tmb ); conditions: VGS ≥ 10 V Fig.3. Safe operating area. Tmb = 25 ˚C ID & IDM = f(VDS ); IDM single pulse; parameter tp Fig.4. Transient thermal impedance. Zth j-mb = f(t); parameter D = tp/T Fig.5. Typical output characteristics. ID = f(VDS ); parameter VGS Fig.6. Typical on-state resistance. R DS(ON) = f(ID ); parameter VGS 0 20 40 60 80 100 120 140 Tmb / C PD% Normalised Power Derating120 110 100 10us 1ms 0.1s 10ms t / s Zth j-mb / (K/W)10 0.1 0.01 0.5 0.2 0.1 0.05 0.02 D = tp tp T TP t D 0 20 40 60 80 100 120 140 Tmb / C ID% Normalised Current Derating120 110 100 0 5 10 15 20 25 30 5 V 5.5 V 6 V 6.5 V 7 V PHP2N40 VDS, Drain-Source voltage (Volts) ID, Drain current (Amps) 10 V 20 V VGS = 4.5 V Tj = 25 C 10 100 1000 0.1

100 PHP2N40

tp = RDS(ON) = VDS/ID Drain-source voltage, VDS (Volts) Drain current, ID (Amps) Tmb = 25 C DC 012345678 6.5 V 7 V 10 V VGS = 20 V PHP2N40 Drain current, ID (Amps) Drain-Source on resistance, RDS(ON) (Ohms) 6 V5.5 V5V Tj = 25 C August 1998 4 Rev 1.100

Philips Semiconductors Product specification PowerMOS transistors PHP3N40E, PHB3N40E, PHD3N40E Avalanche energy rated Fig.7. Typical transfer characteristics. ID = f(VGS ); parameter Tj Fig.8. Typical transconductance. gfs = f(ID ); parameter Tj Fig.9. Normalised drain-source on-state resistance. a = RDS(ON) /RDS(ON)25 ˚C = f(Tj); ID = 1.25 A; VGS = 10 V Fig.10. Gate threshold voltage. VGS(TO) = f(Tj); conditions: ID = 0.25 mA; VDS = VGS Fig.11. Sub-threshold drain current. ID = f(VGS); conditions: Tj = 25 ˚C; VDS = VGS Fig.12. Typical capacitances, Ciss, Coss, Crss. C = f(VDS ); conditions: VGS = 0 V; f = 1 MHz 02468 1 0 PHP2N40 Gate-source voltage, VGS (V) Drain current, ID (A) Tj = 25 C 150 C VDS > ID x RDS(on)max -60 -40 -20 0 20 40 60 80 100 120 140 Tj / C VGS(TO) / V max. typ. min. 012345678 0.5 1.5

2.5 PHP2N40

Drain current, ID (A) Transconductance, gfs (S) Tj = 25 C 150 C VDS > ID x RDS(on)max 0 1 2 3 4 VGS / V ID / A1E-01 1E-02 1E-03 1E-04 1E-05 1E-06 SUB-THRESHOLD CONDUCTION typ2 % 98 % -60 -40 -20 0 20 40 60 80 100 120 140 Tj / C Normalised RDS(ON) = f(Tj) a 1 10 100 10001 100

1000 PHP2N40

Drain-source voltage, VDS (V) Capacitances, Ciss, Coss, Crss (pF) Ciss Coss Crss August 1998 5 Rev 1.100

Philips Semiconductors Product specification PowerMOS transistors PHP3N40E, PHB3N40E, PHD3N40E Avalanche energy rated Fig.13. Typical turn-on gate-charge characteristics. VGS = f(QG ); parameter VDS Fig.14. Typical switching times; td(on), tr, td(off), tf = f(RG ) Fig.15. Normalised drain-source breakdown voltage; V(BR)DSS /V(BR)DSS 25 ˚C = f(Tj) Fig.16. Source-Drain diode characteristic. IF = f(VSDS ); parameter Tj Fig.17. Maximum permissible non-repetitive avalanche current (IAS ) versus avalanche time (tp); unclamped inductive load Fig.18. Maximum permissible repetitive avalanche current (IAR ) versus avalanche time (tp) 0 1 02 03 04 0 PHP2N40 Gate charge, Qg (nC) Gate-Source voltage, VGS (Volts) VDD = 320 V 200 V 100 V ID = 2.5 A 0 0.5 1 1.5 PHP2N40 Source-Drain voltage, VSDS (V) Source-drain diode current, IF(A) Tj = 25 C150 C VGS = 0 V 0 2 04 06 08 0 1 0 0 100 1000 tr tf PHP2N40 Gate resistance, RG (Ohms) Switching times, td(on), tr, td(off), tf (ns) VDD = 200V RD = 82 Ohms Tj = 25 C td(on) td(off) PHP3N40E 0.01 0.1 1E-06 1E-05 1E-04 1E-03 1E-02 Avalanche time, tp (s) Non-repetitive Avalanche current, IAS (A)

125 CVDS

Tj prior to avalanche = 25 C -100 -50 0 50 100 150 0.85 0.9 0.95 1.05 1.1 1.15 Tj, Junction temperature (C) Normalised Drain-source breakdown voltage V(BR)DSS @ Tj V(BR)DSS @ 25 C PHP3N40E 0.001 0.01 0.1 1E-06 1E-05 1E-04 1E-03 1E-02 Avalanche time, tp (s) Maximum Repetitive Avalanche Current, IAR (A) 125 C Tj prior to avalanche = 25 C August 1998 6 Rev 1.100

Philips Semiconductors Product specification PowerMOS transistors PHP3N40E, PHB3N40E, PHD3N40E Avalanche energy rated MECHANICAL DATA Dimensions in mm Net Mass: 2 g Fig.19. SOT78 (TO220AB); pin 2 connected to mounting base. Notes 1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide. 2. Refer to mounting instructions for SOT78 (TO220) envelopes. 3. Epoxy meets UL94 V0 at 1/8". 10,3 max 3,7 2,8 3,03,0 max not tinned 1,3 max (2x) 123 2,4 0,6 4,5 max 5,9 min 15,8 max 1,3 2,54 2,54 0,9 max (3x) 13,5 min August 1998 7 Rev 1.100

Philips Semiconductors Product specification PowerMOS transistors PHP3N40E, PHB3N40E, PHD3N40E Avalanche energy rated MECHANICAL DATA Dimensions in mm Net Mass: 1.4 g Fig.20. SOT404 : centre pin connected to mounting base. MOUNTING INSTRUCTIONS Dimensions in mm Fig.21. SOT404 : soldering pattern for surface mounting. Notes 1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide. 2. Epoxy meets UL94 V0 at 1/8". 11 max 4.5 max 1.4 max 10.3 max 0.5 15.4 2.5 0.85 max (x2) 2.54 (x2) 17.5 11.5 9.0 5.08 3.8 2.0 August 1998 8 Rev 1.100

Philips Semiconductors Product specification PowerMOS transistors PHP3N40E, PHB3N40E, PHD3N40E Avalanche energy rated MECHANICAL DATA Dimensions in mm : Net Mass: 1.4 g Fig.22. SOT428 : centre pin connected to mounting base. MOUNTING INSTRUCTIONS Dimensions in mm Fig.23. SOT428 : soldering pattern for surface mounting. Notes 1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide. 2. Epoxy meets UL94 V0 at 1/8". 6.22 max 2.38 max 0.93 max 6.73 max 0.3 10.4 max 0.5 0.8 max (x2) 2.285 (x2) 0.5 seating plane 1.1 0.5 min 5.4 4 min 4.6 tab 7.0 7.0 2.15 2.5 4.57 1.5 August 1998 9 Rev 1.100

Philips Semiconductors Product specification PowerMOS transistors PHP3N40E, PHB3N40E, PHD3N40E Avalanche energy rated DEFINITIONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later. Product specification This data sheet contains final product specifications. Limiting values Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.  Philips Electronics N.V. 1998 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. August 1998 10 Rev 1.100