PGA4311UG4

PGA4311 TI | Alldatasheet

Document overview

• Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
• PDF pages: 20

Technical content

SBOS230A − MARCH 2002 − REVISED JUNE 2002 /C0052/C0262/C0067/C0104/C0097/C0110/C0110/C0101/C0108 /C0065/C0117/C0100/C0105/C0111 /C0086/C0111/C0108/C0117/C0109/C0101 /C0067/C0111/C0110/C0116/C0114/C0111/C0108 /C0080/C0071/C0065/C0052/C0051/C0049/C0049

FEATURES

/C0068DIGITALLY-CONTROLLED ANALOG VOLUME CONTROL: Four Independent Audio Channels Serial Control Interface Zero Crossing Detection Mute Function /C0068WIDE GAIN AND ATTENUATION RANGE: +31.5dB to −95.5dB with 0.5dB Steps /C0068LOW NOISE AND DISTORTION: 120dB Dynamic Range 0.0004% THD+N at 1kHz (U−Grade) 0.0002% THD+N at 1kHz (A−Grade) /C0068NOISE-FREE LEVEL TRANSITIONS /C0068LOW INTERCHANNEL CROSSTALK: −130dBFS /C0068POWER SUPPLIES: ±5V Analog, +5V Digital /C0068AVAILABLE IN AN SOP-28 PACKAGE

APPLICATIONS

/C0068AUDIO AMPLIFIERS /C0068MIXING CONSOLES /C0068MULTI−TRACK RECORDERS /C0068BROADCAST STUDIO EQUIPMENT /C0068MUSICAL INSTRUMENTS /C0068EFFECTS PROCESSORS /C0068A/V RECEIVERS /C0068CAR AUDIO SYSTEMS

DESCRIPTION

The PGA4311 is a high−performance, 4-channel audio volume control designed for professional and high-end consumer audio systems. Using high performance operational amplifier stages internal to the PGA4311 yields low noise and distortion, while providing the capability to drive 600Ω loads directly without buffering. The 3-wire serial control interface allows for connection to a wide variety of host controllers, in addition to support for daisy-chaining of multiple PGA4311 devices. www.ti.com Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright  2002, Texas Instruments Incorporated/C0080/C0082/C0079/C0068/C0085/C0067/C0084/C0073/C0079/C0078 /C0068/C0065/C0084/C0065 /C0105/C0110/C0102/C0111/C0114/C0109/C0097/C0116/C0105/C0111/C0110 /C0105/C0115 /C0099/C0117/C0114/C0114/C0101/C0110/C0116 /C0097/C0115 /C0111/C0102 /C0112/C0117/C0098/C0108/C0105/C0099/C0097/C0116/C0105/C0111/C0110 /C0100/C0097/C0116/C0101/C0046 /C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0115 /C0099/C0111/C0110/C0102/C0111/C0114/C0109 /C0116/C0111 /C0115/C0112/C0101/C0099/C0105/C0102/C0105/C0099/C0097/C0116/C0105/C0111/C0110/C0115 /C0112/C0101/C0114 /C0116/C0104/C0101 /C0116/C0101/C0114/C0109/C0115 /C0111/C0102 /C0084/C0101/C0120/C0097/C0115 /C0073/C0110/C0115/C0116/C0114/C0117/C0109/C0101/C0110/C0116/C0115 /C0115/C0116/C0097/C0110/C0100/C0097/C0114/C0100 /C0119/C0097/C0114/C0114/C0097/C0110/C0116/C0121/C0046 /C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0105/C0111/C0110 /C0112/C0114/C0111/C0099/C0101/C0115/C0115/C0105/C0110/C0103 /C0100/C0111/C0101/C0115 /C0110/C0111/C0116 /C0110/C0101/C0099/C0101/C0115/C0115/C0097/C0114/C0105/C0108/C0121 /C0105/C0110/C0099/C0108/C0117/C0100/C0101 /C0116/C0101/C0115/C0116/C0105/C0110/C0103 /C0111/C0102 /C0097/C0108/C0108 /C0112/C0097/C0114/C0097/C0109/C0101/C0116/C0101/C0114/C0115/C0046 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

/C0080/C0071/C0065/C0052/C0051/C0049/C0049 SBOS230A − MARCH 2002 − REVISED JUNE 2002 www.ti.com ABSOLUTE MAXIMUM RATINGS (1) (1)Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. ELECTROSTATIC DISCHARGE SENSITIVITY This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to ob- serve proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. PACKAGE/ORDERING INFORMATION PRODUCT PACKAGE−LEAD PACKAGE DESIGNATOR (1) OPERATING TEMPERATURE RANGE PACKAGE MARKING ORDERING NUMBER TRANSPORT MEDIA, QUANTITY PGA4311 (U−Grade) SOP−28 DW −40°C to +85°C PGA4311U PGA4311U Rails PGA4311 (U−Grade) SOP−28 DW −40°C to +85°C PGA4311U PGA4311U/1K Tape and Reel, 1000 PGA4311 (A−Grade) SOP−28 DW −40°C to +85°C PGA4311UA PGA4311UA Rails PGA4311 (A−Grade) SOP−28 DW −40°C to +85°C PGA4311UA PGA4311UA/1K Tape and Reel, 1000 (1)For the most current specifications and package information, refer to our web site at www. ti.com.

ELECTRICAL CHARACTERISTICS

At TA = +25°C, VA+ = +5V, VA− = −5V, VD + = +5V, RL = 100kΩ, CL = 20pF, BW measure = 10Hz to 20kHz, unless otherwise noted. PARAMETER CONDITIONS PGA4311U (U−Grade) PGA4311UA (A−Grade) UNITSPARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS DC CHARACTERISTICS Step Size 0.5 0.5 dB Gain Error Gain Setting = 31.5dB ±0.05 ±0.05 dB Gain Matching ±0.05 ±0.05 dB Input Resistance 10 10 kΩ Input Capacitance 3 3 pF AC CHARACTERISTICS THD+N VIN = 2Vrms, f = 1kHz 0.0004 0.001 0.0002 0.0004 % Dynamic Range VIN = AGND, Gain = 0dB 116 120 116 120 dB Voltage Range, Output (VA−) + 1.25 (VA+) − 1.25 (VA−) + 1.25 (VA+) − 1.25 V Voltage Range, Input (without clipping) 2.5 2.5 Vrms Output Noise VIN = AGND, Gain = 0dB 2.5 4 2.5 4 µVrms Interchannel Crosstalk f = 1kHz −130 −130 dBFS OUTPUT BUFFER Offset Voltage VIN = AGND, Gain = 0dB 0.25 0.5 0.25 0.5 mV Load Capacitance Stability 100 100 pF Short−Circuit Current 50 50 mA Unity−Gain Bandwidth, Small Signal 10 10 MHz

/C0080/C0071/C0065/C0052/C0051/C0049/C0049 SBOS230A − MARCH 2002 − REVISED JUNE 2002 www.ti.com ELECTRICAL CHARACTERISTICS (Cont.) At TA = +25°C, VA+ = +5V, VA− = −5V, VD + = +5V, RL = 100kΩ, CL = 20pF, BW measure = 10Hz to 20kHz, unless otherwise noted. PARAMETER CONDITIONS PGA4311U (U−Grade) PGA4311UA (A−Grade) UNITSPARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS DIGITAL CHARACTERISTICS High−Level Input Voltage, VIH +2.0 VD + +2.0 VD + V Low−Level Input Voltage, VIL −0.3 0.8 −0.3 0.8 V High−Level Output Voltage, VOH IO = 200µA (VA+) − 1.0 (VD +) − 1.0 V Low−Level Output Voltage, VOL IO = −3.2mA 0.4 0.4 V Input Leakage Current 1 10 1 10 µA SWITCHING CHARACTERISTICS Serial Clock (SCLK) Frequency fSCLK 0 6.25 0 6.25 MHz Serial Clock (SCLK) Pulse Width LOW tPH 80 80 ns Serial Clock (SCLK) Pulse Width HIGH tPL 80 80 ns MUTE Pulse Width LOW tMI 2.0 2.0 ms Input Timing SDI Setup Time tSDS 20 20 ns SDI Hold Time tSDH 20 20 ns CS Falling to SCLK Rising tCSCR 90 90 ns SCLK Falling to CS Rising tCFCS 35 35 ns Output Timing CS LOW to SDO Active tCSO 35 35 ns SCLK Falling to SDO Data Valid tCFDO 60 60 ns CS HIGH to SDO High Impedance tCSZ 100 100 ns POWER SUPPLY Operating Voltage Quiescent Current IA+ VA+ = +5V 17 22 17 22 mA IA− VA− = −5V 19 24 19 24 mA ID + VD + = +5V 0.5 1.0 0.5 1.0 mA Power−Supply Rejection Ratio PSRR (250Hz) 100 100 dB TEMPERATURE RANGE Operating Range −40 +85 −40 +85 °C Storage Range −65 +150 −65 +150 °C

/C0080/C0071/C0065/C0052/C0051/C0049/C0049 SBOS230A − MARCH 2002 − REVISED JUNE 2002 www.ti.com PIN CONFIGURATION Top View SO PIN ASSIGNMENTS PIN NAME FUNCTION

1 MUTE Mute Control Input (Active LOW)

2 AGND_1 Analog Ground, Channel 1

3 AIN_1 Analog Input, Channel 1

4 AGND_1 Analog Ground, Channel 1

5 AOUT _1 Analog Output, Channel 1

6 VA− Analog Power Supply, −5V

7 VA+ Analog Power Supply, +5V

8 AOUT _3 Analog Output, Channel 3

9 AGND_3 Analog Ground, Channel 3

10 AIN_3 Analog Input, Channel 3

11 AGND_3 Analog Ground, Channel 3

12 VD + Digital Power Supply, +5V

13 SDI Serial Data Input

14 CS Chip Select Input

15 SCLK Serial Clock Input

16 SDO Serial Data Output

17 DGND Digital Ground

18 AGND_4 Analog Ground, Channel 4

19 AIN_4 Analog Input, Channel 4

20 AGND_4 Analog Ground, Channel 4

21 AOUT _4 Analog Output, Channel 4

22 VA+ Analog Power Supply, +5V

23 VA− Analog Power Supply, −5V

24 AOUT _2 Analog Output, Channel 2

25 AGND_2 Analog Ground, Channel 2

26 AIN_2 Analog Input, Channel 2

27 AGND_2 Analog Ground, Channel 2

28 ZCEN Zero Crossing Enable (Active HIGH)

/C0080/C0071/C0065/C0052/C0051/C0049/C0049 SBOS230A − MARCH 2002 − REVISED JUNE 2002 www.ti.com TYPICAL CHARACTERISTICS At TA = +25°C, VA+ = +5V, VA− = −5V, VD + = +5V, RL = 100kΩ, CL = 20pF, BW measure = 10Hz to 20kHz, unless otherwise noted. (NOTE: All plots taken with PGA4311 A−Grade.)

/C0080/C0071/C0065/C0052/C0051/C0049/C0049 SBOS230A − MARCH 2002 − REVISED JUNE 2002 www.ti.com TYPICAL CHARACTERISTICS (Cont.) At TA = +25°C, VA+ = +5V, VA− = −5V, VD + = +5V, RL = 100kΩ, CL = 20pF, BW measure = 10Hz to 20kHz, unless otherwise noted. (NOTE: All plots taken with PGA4311 A−Grade.) GENERAL DESCRIPTION The PGA4311 is a four-channel audio volume control. It may be used in a wide array of professional and consumer audio equipment. The PGA4311 is fabricated in a sub-micron CMOS process. The heart of the PGA4311 is a resistor network, an analog switch array, and a high-performance op amp stage. The switches are used to select taps in the resistor network that, in turn, determine the gain of the amplifier stage. Switch selections are programmed using a serial control port. The serial port allows connection to a wide variety of host controllers. See Figure 1 for a functional block diagram of the PGA4311. POWER−UP STATE On power up, “power-up reset” is activated for about 100ms during which the circuit is in hardware MUTE state and all internal flip-flops are reset. At the end of this period, the offset calibration is initiated without any external signals. Once this has been completed, the gain byte value for all channels are set to 00 HEX , or the software MUTE condi- tion. The gain will remain at this setting until the host con- troller programs new settings for for each channel via the serial control port.

Figure 1. PGA4311 Block Diagram. power-supply voltage returns to greater than ±3.2V. The PGA4311 includes four independent channels. Each channel has a corresponding input and output pin. Typical Characteristics section of the datasheet.

Figure 3. Serial Interface Timing Requirements.

terface to control many PGA4311 devices. to allow enough SCLK cycles to load all devices. tion that can provide for noise-free level transitions. ing of the input signal, thus minimizing audible glitches. Figure 4. Daisy-Chaining Multiple PGA4311 Devices.

Figure 6. Typical PCB Layout Floor Plan.

www.ti.com 23-May-2025 PACKAGING INFORMATION Orderable part number Status (1) Material type (2) Package | Pins Package qty | Carrier RoHS (3) Lead finish/ Ball material (4) MSL rating/ Peak reflow (5) Op temp (°C) Part marking (6) PGA4311U Active Production SOIC (DW) | 28 20 | TUBE Yes Call TI Level-2-260C-1 YEAR - PGA4311U PGA4311U.B Active Production SOIC (DW) | 28 20 | TUBE Yes Call TI Level-2-260C-1 YEAR -40 to 85 PGA4311U PGA4311U/1K Active Production SOIC (DW) | 28 1000 | LARGE T&R Yes Call TI Level-2-260C-1 YEAR -40 to 85 PGA4311U A PGA4311U/1K.B Active Production SOIC (DW) | 28 1000 | LARGE T&R Yes Call TI Level-2-260C-1 YEAR -40 to 85 PGA4311U A PGA4311U/1KG4 Active Production SOIC (DW) | 28 1000 | LARGE T&R Yes Call TI Level-2-260C-1 YEAR -40 to 85 PGA4311U A PGA4311UA Active Production SOIC (DW) | 28 20 | TUBE Yes Call TI Level-2-260C-1 YEAR - PGA4311U A PGA4311UA.B Active Production SOIC (DW) | 28 20 | TUBE Yes Call TI Level-2-260C-1 YEAR -40 to 85 PGA4311U A PGA4311UAG4 Active Production SOIC (DW) | 28 20 | TUBE Yes Call TI Level-2-260C-1 YEAR See PGA4311UA PGA4311U A PGA4311UG4 Active Production SOIC (DW) | 28 20 | TUBE Yes Call TI Level-2-260C-1 YEAR See PGA4311U PGA4311U (1) Status: For more details on status, see our product life cycle. (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind. (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition. (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width. (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board. (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part. Addendum-Page 1

www.ti.com 23-May-2025 Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 23-May-2025 TAPE AND REEL INFORMATION Reel Width (W1) REEL DIMENSIONS A0B0K0WDimension designed to accommodate the component lengthDimension designed to accommodate the component thicknessOverall width of the carrier tapePitch between successive cavity centersDimension designed to accommodate the component width TAPE DIMENSIONSK0 P1B0WA0Cavity QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE Pocket QuadrantsSprocket HolesQ1Q1Q2Q2Q3Q3Q4Q4User Direction of Feed P1ReelDiameter *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) (mm) (mm) (mm) (mm) W (mm) Pin1 Quadrant Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 23-May-2025 TAPE AND REEL BOX DIMENSIONS Width (mm) W LH *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) PGA4311U/1K SOIC DW 28 1000 367.0 367.0 55.0 Pack Materials-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 23-May-2025 TUBE L - Tube length T - Tube height W - Tube width B - Alignment groove width *All dimensions are nominal Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm) PGA4311U DW SOIC 28 20 507 12.83 5080 6.6 PGA4311U.B DW SOIC 28 20 507 12.83 5080 6.6 PGA4311UA DW SOIC 28 20 507 12.83 5080 6.6 PGA4311UA.B DW SOIC 28 20 507 12.83 5080 6.6 PGA4311UAG4 DW SOIC 28 20 507 12.83 5080 6.6 PGA4311UG4 DW SOIC 28 20 507 12.83 5080 6.6 Pack Materials-Page 3

IMPORTANT NOTICE AND DISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated