PEX8112 BOARDCOM | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 2
Technical content
- General Features − Forward and Reverse bridging − 144-ball BGA package with standard 1.0 mm pitch (13mm x 13mm) − Low power – 400 milliwatts − EEPROM configuration option with SPI − Internal 8Kbyte shared RAM − 1.5 V core supply voltage − JTAG − Four (4) GPIO pins for maximum design flexibility − Extensive PME support including D0 and D0Active, D1, D2 and D3Hot and D3Cold − Leaded and Lead-free standard pitch packaging available − Lead-free fine pitch packaging only − Industrial Temperature: -40 to +85ºC Reversible Bridge in a Tiny Package The Broadcom® PEX 8112 bridge enables designers to migrate legacy PCI bus interfaces to the new advanced serial PCI Express. This is ideal for including existing PCI ICs on a PCI Express Adapter Board, such as the new ExpressCard or AdvancedMC standards. The 13mm x 13mm standard BGA package offerings makes the PEX 8112 bridge well suited for applications where board real estate is at a premium. With its low power 0.15 micron CMOS design, the PEX 8112 consumes only about 400 mW of power. Forward and Reverse Bridging The PEX 8112 supports forward and reverse bridging as defined by the PCI Express-to-PCI/PCI-X Bridge Specification 1.0. In forward mode, the bridge allows legacy PCI chips and adapters to be used with new PCI Express processor systems. Reverse bridge operation allows conventional PCI processors and chipsets to configure and control advanced PCI Express switches and endpoints. The reverse PEX 8112 not only allows complete configuration of a downstream PCI Express system from the PCI bus, but it also handles limited PCI Express root functions for reverse interrupt and Power Management Events. ExpressLane™ PCI Express to PCI Bridge PEX 8112 PCI Express Transaction Layer (Packet Construction Logic) PCI Express PHY Layer PCI Express Data Link Layer PCI Express Link (1 lane, 2.5 GHz) PCI Master and Target Interface Logic PCI Bus (32-bit, 33/66 MHz) Configuration Registers FIFOs 8K Shared RAM
Figure 1. PEX 8112 Block Diagram