PCI930 TI | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 13
Technical content
3-TO-1 ZOOMED VIDEO SWITCH SCPS018B – OCTOBER 1997 – REVISED DECEMBER 1997 1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 /C0068Zoomed Video Switch – Supports up to
3 ZV Sources
/C0068Designed for Use With the TI PCI1220/1221 Leadership PC Card Controllers /C0068First two (2) ZV Inputs are Controlled by PCI1220/1221 Control Signal Outputs /C0068100% Compliant With the PCMCIA Zoomed Video Standard /C0068Status Bit Indicates ZV Activity – Can be Used to Switch a Fourth External ZV Source /C0068Switching can be Software Programmed Using Registers in the PCI1220/1221 /C0068Low Power 3.3-Volt Core Logic /C0068Small Form Factor 128-Pin TQFP Package
description
The 3-to-1 ZV switch is a companion chip to the PCI1220/1221 PC Card controllers; however, it can be used in other applications where multiple ZV sources require external buffering. The ZV switch is a 3:1 multiplexer for the 23 pins defined in the PCMCIA zoomed video interface. The ZV interface includes both the video and audio data as defined by the Zoomed Video Specification. The three ZV source interfaces are referred to as A, B, and C. ZV sources A and B are intended for use with the PCI1220/1221 PC Card zoom video outputs. The third source, C, may be from a variety of external ZV sources. An advanced CMOS process is used to achieve low system-power consumption. PCI1220 PC Card Controller PCI BusPC Card Socket A PC Card Socket B PCI930 3-to-1 ZV Switch Third ZV Source
2 Control Pins
ZV Output to VGA Controller and Audio CODEC NOTES: 1. The PC Card interface is 68 pins for CardBus and 16-bit PC Cards. In zoomed-video mode 23 pins are used for routing the zoomed video signals too the VGA controller. 2. Control pin for third ZV source (Can Use GPO From PCI1220). Control Pin (See Note 2) (See Note 1) Figure 1. System-Level Diagram for PCI930 with the PCI1220 PC Card Controller PC Card is a trademark of Personal Computer Memory Card International Association (PCMCIA). TI is a trademark of Texas Instruments Incorporated. Copyright 1997, Texas Instruments IncorporatedPRODUCTION DATA information is current as of publication date. Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
3-TO-1 ZOOMED VIDEO SWITCH SCPS018B – OCTOBER 1997 – REVISED DECEMBER 1997
2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
A Source B Source C Switch Control Switch Circuit Switch output PCI Card Sources A_xx B_xx C_xx A/B_STAT A/B_SEL C_STAT ZV_OE ZV_STAT ZV_xx RESET
3-TO-1 ZOOMED VIDEO SWITCH SCPS018B – OCTOBER 1997 – REVISED DECEMBER 1997 3POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 terminal assignments 101 102 96 100 30 67 NC ZV_Y0 ZV_VSYNC ZV_HREF GND GND GND C_PCLK C_SDATA C_MCLK C_SCLK GND C_UV2 NC GND A_UV2 A_UV3 A_UV7 A_SCLK A_MCLK A_LRCLK A_SDATA A_PCLK B_HREF GND B_VSYNC B_Y0 B_UV0 NC A_Y0 A_VSYNC RESET GND GND ZV_UV2 NC C_UV0 B_UV2 B_UV3 GND B_UV4 B_SCLK B_MCLK B_LRCLK NC B_SDATA B_PCLK A/B_STAT C_STAT GND C_VSYNC C_Y0 VCC VCC VCC VCC CCV A/B_SEL CCV PCI930 (TOP VIEW) 32NC 64 97
98 ZV_UV1
C_UV1 NC 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 A_UV0 A_UV1 VCCS A_UV4 A_UV5 A_UV6 B_Y1 B_Y2 B_Y3 B_Y4 B_Y5 B_Y6 B_Y7 B_UV1 CCSV B_UV5 B_UV6 B_UV7 C_HREF C_Y1 C_Y2 C_Y3 C_Y4 C_Y5 C_Y6 C_Y7 VCCS C_UV3 C_UV4 C_UV5 C_UV6 C_UV7 C_LRCLK ZV_Y1 ZV_Y2 ZV_Y3 ZV_Y4 ZV_Y5 ZV_Y6 ZV_Y7 ZV_UV0 CCSV ZV_UV3 ZV_UV4 ZV_UV5 ZV_UV6 ZV_UV7 ZV_SCLK ZV_MCLK CCV ZV_LRCLK ZV_SDATA ZV_PCLK ZV_STAT ZV_OE A_HREF CCV A_Y1 A_Y2 A_Y3 A_Y4 A_Y5 A_Y6 A_Y7
4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Table 1. Terminal Assignments Sorted by Pin Number
1 NC 44 B_LRCLK 87 ZV_Y1
2 A_UV0 45 VCC 88 ZV_Y2
3 A_UV1 46 B_SDATA 89 ZV_Y3
4 VCCS 47 B_PCLK 90 ZV_Y4
5 GND 48 A/B_STAT 91 VCC
6 A_UV2 49 A/B_SEL 92 ZV_Y5
7 A_UV3 50 C_STAT 93 ZV_Y6
8 A_UV4 51 GND 94 ZV_Y7
9 A_UV5 52 C_HREF 95 ZV_UV0
10 A_UV6 53 C_VSYNC 96 NC
11 A_UV7 54 C_Y0 97 NC
12 A_SCLK 55 C_Y1 98 ZV_UV1
13 VCC 56 C_Y2 99 VCCS
14 A_MCLK 57 C_Y3 100 ZV_UV2
15 A_LRCLK 58 C_Y4 101 GND
16 A_SDATA 59 VCC 102 ZV_UV3
17 A_PCLK 60 C_Y5 103 ZV_UV4
18 B_HREF 61 C_Y6 104 ZV_UV5
19 GND 62 C_Y7 105 ZV_UV6
20 B_VSYNC 63 C_UV0 106 ZV_UV7
21 B_Y0 64 NC 107 ZV_SCLK
22 B_Y1 65 NC 108 ZV_MCLK
23 B_Y2 66 C_UV1 109 VCC
24 B_Y3 67 VCCS 110 ZV_LRCLK
25 B_Y4 68 C_UV2 111 ZV_SDATA
26 B_Y5 69 GND 112 ZV_PCLK
27 VCC 70 C_UV3 113 ZV_STAT
28 B_Y6 71 C_UV4 114 ZV_OE
29 B_Y7 72 C_UV5 115 GND
30 B_UV0 73 C_UV6 116 RESET
31 B_UV1 74 C_UV7 117 A_HREF
32 NC 75 C_SCLK 118 A_VSYNC
33 NC 76 C_MCLK 119 A_Y0
34 VCCS 77 VCC 120 A_Y1
35 B_UV2 78 C_LRCLK 121 A_Y2
36 B_UV3 79 C_SDATA 122 A_Y3
37 GND 80 C_PCLK 123 VCC
38 B_UV4 81 GND 124 A_Y4
39 B_UV5 82 GND 125 A_Y5
40 B_UV6 83 GND 126 A_Y6
41 B_UV7 84 ZV_HREF 127 A_Y7
42 B_SCLK 85 ZV_VSYNC 128 NC
Table 2. Terminal Assignments Sorted by Pin Name
49 A/B_SEL 24 B_Y3 65 NC
48 A/B_STAT 25 B_Y4 96 NC
117 A_HREF 26 B_Y5 97 NC
15 A_LRCLK 28 B_Y6 128 NC
14 A_MCLK 29 B_Y7 116 RESET
17 A_PCLK 52 C_HREF 13 VCC
12 A_SCLK 78 C_LRCLK 27 VCC
16 A_SDATA 76 C_MCLK 45 VCC
2 A_UV0 80 C_PCLK 59 VCC
3 A_UV1 75 C_SCLK 77 VCC
6 A_UV2 79 C_SDATA 91 VCC
7 A_UV3 50 C_STAT 109 VCC
8 A_UV4 63 C_UV0 123 VCC
9 A_UV5 66 C_UV1 4 VCCS
10 A_UV6 68 C_UV2 34 VCCS
11 A_UV7 70 C_UV3 67 VCCS
118 A_VSYNC 71 C_UV4 99 VCCS
119 A_Y0 72 C_UV5 84 ZV_HREF
120 A_Y1 73 C_UV6 110 ZV_LRCLK
121 A_Y2 74 C_UV7 108 ZV_MCLK
122 A_Y3 53 C_VSYNC 114 ZV_OE
124 A_Y4 54 C_Y0 112 ZV_PCLK
125 A_Y5 55 C_Y1 107 ZV_SCLK
126 A_Y6 56 C_Y2 111 ZV_SDATA
127 A_Y7 57 C_Y3 113 ZV_STAT
18 B_HREF 58 C_Y4 85 ZV_VSYNC
44 B_LRCLK 60 C_Y5 95 ZV_UV0
43 B_MCLK 61 C_Y6 98 ZV_UV1
47 B_PCLK 62 C_Y7 100 ZV_UV2
42 B_SCLK 5 GND 102 ZV_UV3
46 B_SDATA 19 GND 103 ZV_UV4
30 B_UV0 37 GND 104 ZV_UV5
31 B_UV1 51 GND 105 ZV_UV6
35 B_UV2 69 GND 106 ZV_UV7
36 B_UV3 81 GND 86 ZV_Y0
38 B_UV4 82 GND 87 ZV_Y1
39 B_UV5 83 GND 88 ZV_Y2
40 B_UV6 101 GND 89 ZV_Y3
41 B_UV7 115 GND 90 ZV_Y4
20 B_VSYNC 1 NC 92 ZV_Y5
21 B_Y0 32 NC 93 ZV_Y6
22 B_Y1 33 NC 94 ZV_Y7
6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Table 3. ZV Switch Control and Status Terminals checks for a pullup resistor on the A/B STAT pin as denoted under ZV_xx terminal function. or is not sourcing valid ZV data, as indicated by the C_STAT signal. no meaning if the A/B_STAT input is low. precedence, or A or B is not sourcing valid ZV data. ZV_OE 114 I ZV output I/F enable. When this terminal is low, the ZV switch drives the ZV_xx terminals. ZV_STAT 113 O ZV output status. This terminal is driven high when the ZV switch drives the ZV_xx terminals. the ZV_xx interface to a logic low state when inactive.
Table 4. Power Supply Terminal Functions Table 5. ZV Stream Interface HREF 18, 52, 84, 117 † Horizontal sync to ZV port. VSYNC 20, 53, 85, 118 † Vertical sync to ZV port. Video data to ZV port YUV:4:2:2 format. Video data to ZV port YUV:4:2:2 format. Video data to ZV port YUV:4:2:2 format. Video data YUV:4:2:2 format. Video data to ZV port YUV:4:2:2 format. Video data to ZV port YUV:4:2:2 format. Video data to ZV port YUV:4:2:2 format. Video data YUV:4:2:2 format. SCLK 12, 42, 75, 107 † Audio SCLK PCM signal. MCLK 14, 43, 76, 108 † Audio MCLK PCM signal. PCLK 17, 47, 80, 112 † Pixel clock to ZV port. LRCLK 15, 44, 78, 110 † Audio LRCLK PCM signal. SDATA 16, 46, 79, 111 † Audio PCM data signal. Table 6 lists termination conditions that can exercise control over the ZV switch and shows the results. Table 6. Termination Conditions Pullup resistor on A/B_SEL C takes precedence over A/B. No pullup resistor on A/B_SEL A/B takes precedence over C.
8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Table 7. Output When Inputs A/B Have Precedence Over Input C
0 X 1 0 C_xx
Table 8. Output When Input C Has Precedence Over A/B
Figure 2. Typical System Configuration for PCI930 With TI PCI1220 PC Card Controller implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. respect to VCCS . The limit specified applies for a DC condition.
- Applies for external output and bidirectional buffers. VO > VCC does not apply to fail-safe terminals. ZV terminals are measured with
respect to VCCS . The limit specified applies for a DC condition.
3-TO-1 ZOOMED VIDEO SWITCH SCPS018B – OCTOBER 1997 – REVISED DECEMBER 1997
10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
recommended operating conditions (see Note 5) PARAMETER OPERATION MIN NOM MAX UNIT VCC Core voltage – Commercial 3.3 V 3 3.3 3.6 V VCCS I/O voltage – Commercial 5 V 4.75 5 5.25 V VIH High-level input voltage† 2 VCCS V VIL Low-level input voltage† 0 0.8 V VI Input voltage 0 VCCS V VO Output voltage‡ 0 VCCS V tt Input transition (rise and fall) time, see Figure 3 0 25 ns TA Operating ambient temperature range 0 25 70 °C TJ Virtual junction temperature§ 0 25 115 °C NOTE 5: Unused or floating pins (input or I/O) must be held high or low. † Applies for external input and bidirectional buffers without hysteresis ‡ Applies for external output buffers. § These junction temperatures reflect simulation conditions. Customer is responsible for verifying junction temperature. electrical characteristics over recommended operating conditions (unless otherwise noted) PARAMETER OPERATION TEST CONDITIONS MIN MAX UNIT VOH High-level output voltage IOH = –3.6 mA 2.15 V VOL Low-level output voltage IOL = 6.48 mA 0.5 V IOZL 3-state-output Hi-Z current¶ 5.5 V VI = GND –10 mA IOZH 3-state-output Hi-Z current¶ 5.5 V VI = VCC 10 mA IIL Low-level input current# VI = GND –1 mA input pins 5.5 V VI = VCC 1 IIH High-level input current A/B_STAT 5.0 V VI = 3.0 V 230 mA A/B_SEL 5.0 V VI = 3.0 V 230 ¶ IOZ is not tested on ZV_STAT(pin 113) due to no Z state. # IIL is not tested on A/B_STAT (pin 48), and A/B_SEL (pin 49) due to internal pulldown resistor.
following characteristics: PRR = 1 MHz, ZO = 50 W , tr = 6 ns. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. For tPLZ and tPHZ , VOL and VOH are measured values. Figure 3. Load Circuit and Voltage Waveforms
3-TO-1 ZOOMED VIDEO SWITCH SCPS018B – OCTOBER 1997 – REVISED DECEMBER 1997
12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PBK (S-PQFP-G128) PLASTIC QUAD FLATPACK 4040279-3/C 11/96 Gage Plane 0,13 NOM 0,25 0,45 0,75 Seating Plane 0,05 MIN 0,23 12,40 TYP 0,13 128 SQ SQ 13,80 16,20 15,80 1,60 MAX 1,45 1,35 14,20 0°–7° 0,08 0,40 M0,07 NOTES: D. All linear dimensions are in millimeters. E. This drawing is subject to change without notice. F. Falls within JEDEC MS-026
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1998, Texas Instruments Incorporated