PA7540 ANACHIP | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 10

Technical content

Figure 1. Pin Configuration

24 VCC

23 I/O

22 I/O

21 I/O

20 I/O

19 I/O

18 I/O

17 I/O

16 I/O

15 I/O

14 I/O

13 I/CLK2

25 I/O

24 I/O

Figure 2. Block Diagram

2 Input/

2 I/O

20 Logic Control Cells

20 I/O Pins

shows a detailed view of the logic array structure.

42 Array Inputs

84 Product Terms

84 Sum Terms

just simple product-term control. performance and skew timing. Figure 4. Logic Control Cell Block Diagram which are a subset of JK, are also possible). See Figure 5. multiple functions as listed below.

Table 1. Absolute Maximum Ratings Table 2. Operating Ranges Table 3. D.C. Electrical Characteristics Over the Operating Range

11 V CC Current

4 I-15

7 Input Capacitance5 6 pF

7 Output Capacitance 5

Table 4. A.C Electrical Characteristics Combinatorial Over the Operating Range Figure 14. Combinatorial Timing - Waveforms and Block Diagram

Table 5. A.C. Electrical Characteristics Sequential

Figure 15. Sequential Timing – Waveforms and Block Diagram

  1. Minimum DC input is -0.5V, however inputs may under-shoot to -2.0V
  2. Test one output at a time for a duration of less than 1 sec.
  3. Capacitances are tested on a sample basis.
  4. Test conditions assume: signal transition times of 5ns or less from the
  5. DIP: “System-clock” refers to pin 1/13 high speed clocks. PLCC: “Sys-

tem-clock” refers to pin 2/16 high speed clocks.

  1. For T or JK registers in toggle (divide by 2) operation only.
  2. For combinatorial and async-clock to LCC output delay.
  3. ICC for a typical application: This parameter is tested with the device

programmed as a 10-bit D-type counter.

  1. Test loads are specified in Section 5 of the Data Book.
  2. “Async. Clock” refers to the clock from the Sum term (OR gate).
  3. The “LCC” term indicates that the timing parameter is applied to the

parameter is applied to both the LCC and IOC registers.

  1. The term “input” without any reference to another term refers to an
  2. The parameter tSPI indicates that the PCLK signal to the IOC register
  3. Typical (typ) ICC is measured at TA = 25° C, freq = 25MHZ, VCC =

Table 6. Ordering Information Figure 16. Part Number

780 Montague Expressway, #201

© or ™ are registered trademarks and trademarks of Anachip Corp.