PA7536 ANACHIP | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 10

Technical content

Figure 1. Pin Configuration Figure 2. Block Diagram

12 Input Pins

2 Input/

12 Logic Control Cells

12 I/O Pins

I/O cells, inputs cells and input/global-clock pins.

38 Array Inputs

67 Product Terms

50 Sum Terms

instead of just simple product-term control. slow performance and skew timing. Figure 4. Logic Control Cell Block Diagram selectively used for multiple functions as listed below.

Table 1. Absolute Maximum Ratings Table 2. Operating Ranges Table 3. D.C. Electrical Characteristics

Table 4. A.C Electrical Characteristics Combinatorial levels is not guaranteed. Exposure to absolute maximum ratings may cause permanent damage. Figure 15. Combinatorial Timing - Waveforms and Block Diagram

Table 5. A.C. Electrical Characteristics Sequential

Figure 16. Sequential Timing – Waveforms and Block Diagram

  1. Minimum DC input is -0.5V, however inputs may under-shoot to -2.0V
  2. Test one output at a time for a duration of less than 1 sec.
  3. Capacitances are tested on a sample basis.
  4. Test conditions assume: signal transition times of 5ns or less from the
  5. tOE is measured from input transition to VREF ±0.1V (See test loads at
  6. “System-clock” refers to pin 1 or pin 28 high speed clocks.
  7. For T or JK registers in toggle (divide by 2) operation only.
  8. For combinatorial and async-clock to LCC output delay.
  9. ICC for a typical application: This parameter is tested with the device

programmed as a 10-bit D-type counter.

  1. Test loads are specified in Section 5 of the Data Book.
  2. “Async. Clock” refers to the clock from the Sum term (OR gate).
  3. The “LCC” term indicates that the timing parameter is applied to the

the LCC,IOC, and INC registers.

  1. This refers to the Sum-D gate routed to the IOC register for an
  2. The term “input” without any reference to another term refers to an
  3. The parameter tSPI indicates that the PCLK signal to the IOC register
  4. Typical (typ) ICC is measured at TA = 25° C, freq = 25MHZ, VCC =

Table 6. Ordering Information Figure 17. Part Number

780 Montague Expressway, #201

Marks bearing © or ™ are registered trademarks and trademarks of Anachip Corp.