DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 8
Technical content
561 E. Elliot Road #175 Chandler, AZ 85225 Tel: (480) 539-2900. Fax: (480) 474-1715 www.protekanalog.com PA5240 24-Bit, 192 kHz Stereo A/D Converter for PCM Audio 95246 Rev.0. 01/10 NOT FOR USE IN LIFE SUPPORT SYSTEMS
FEATURES
95 dB dynamic range -85 dB THD+N Up to 200 kHz sampling frequency I 2S or Left Justified audio data format, 16-24 bits VDDA and VDDD from 3V to 5.5V VDDP from 1.4V to 5.5V Auto speed mode detection in slave mode. Auto MCLK divide detection in master mode.
APPLICATIONS
Digital Video Recorder Audio Recorder Set Top Boxes LCD or Digital TVs Car Audio A/V Receiver GENERAL DESCRIPTION The PA5240 is a low cost stereo analog to digital converter. The PA5240 can accept I²S or Left Justified serial audio data format up to 24-bit word length. The device uses advanced multi-bit ∆-∑ modulation technique to convert signals from analog to digital. The multi-bit ∆-∑ modulator makes the device with very low sensitivity to clock jitter and very low out of band noise. BLOCK DIAGRAM
ORDERING INFORMATION
Temperature Range Package Part Number -40 to 85 °C TSSOP-16 PA5240-T7 95246 Clock Manager Sample Rate Detector Multi-level Sigma-delta ADC DSP Audio Data Interface Control Interface MCLK AINL AINR SDATA SCLK LRCK M1 M0
561 E. Elliot Road #175 Chandler, AZ 85225 Tel: (480) 539-2900. Fax: (480) 474-1715 www.protekanalog.com PA5240 24-Bit, 192 kHz Stereo A/D Converter for PCM Audio 95246 Rev.0. 01/10 NOT FOR USE IN LIFE SUPPORT SYSTEMS PIN DESCRIPTIONS Pin Name Pin number Input or Output Pin Description M0, M1 1, 16 I Mode selection MCLK 2 I Master clock SCLK 7 I/O Serial data bit clock LRCK 8 I/O Serial data left and right channel frame clock SDOUT 4 O Serial data output RESETb 9 I Active low chip reset AINL, AINR 10,12 I Analog left and right inputs VDDP 3 I Power supply for the digital input and output VDDD/GNDD 6, 5 I Digital power supply VDDA/GNDA 13, 14 I Analog power supply REFP 15 O Filtering capacitor connection REFQ 11 O Filtering capacitor connection ABSOLUTE MAXIMUM RATINGS Input Voltage ………………… MIN GND-0.3V MAX V DDP+0.3V Operating Temperature………………..MIN -40°C MAX +85°C Storage Temperature…………………MIN -65°C MAX +150°C RECOMMENDED OPERATING CONDITIONS MCLK VDDP SDOUT GNDD VDDD SCLK LRCK REFP GND A VDDA AINR REFQ A INL RESETb PA5240
561 E. Elliot Road #175 Chandler, AZ 85225 Tel: (480) 539-2900. Fax: (480) 474-1715 www.protekanalog.com PA5240 24-Bit, 192 kHz Stereo A/D Converter for PCM Audio 95246 Rev.0. 01/10 NOT FOR USE IN LIFE SUPPORT SYSTEMS ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS Test conditions are as the following unless otherwise specify: VDDA=5V, VDDD=3.3V, GNDA=0V, GNDD=0V, Ambient temperature=25C, Fs=48 KHz, 96 KHz or 192 KHz, MCLK/LRCK=256 or 128 PARAMETER MIN TYP MAX UNIT Dynamic Range (Note 1) 98 dB THD+N -85 dB Channel Separation (1KHz) 85 dB Signal to Noise ratio 98 dB Interchannel Gain Mismatch 0.1 dB Gain Error 5 % Filter Frequency Response – Single Speed Passband 0 0.4535 Fs Stopband 0.5465 Fs Passband Ripple ±0.05 dB Stopband Attenuation 70 dB Filter Frequency Response – Double Speed Passband 0 0.4167 Fs Stopband 0.5833 Fs Passband Ripple ±0.005 dB Stopband Attenuation 70 dB Filter Frequency Response – Quad Speed Passband 0 0.2083 Fs Stopband 0.7917 Fs Passband Ripple ±0.005 dB Stopband Attenuation 70 dB Analog Input Full Scale Input Level 1 Vrms Input Impedance 20 KΩ Note 1. The value is measured used A-weighted filter. If not use, the result will decrease 2-3 dB.
561 E. Elliot Road #175 Chandler, AZ 85225 Tel: (480) 539-2900. Fax: (480) 474-1715 www.protekanalog.com PA5240 24-Bit, 192 kHz Stereo A/D Converter for PCM Audio 95246 Rev.0. 01/10 NOT FOR USE IN LIFE SUPPORT SYSTEMS SERIAL AUDIO PORT SWITCHING CHARACTERISTICS PARAMETER SYMBOL MIN MAX UNIT MCLK Frequency 51.2 MHz MCLK Duty Cycle 40 60 % LRCK Frequency 200 KHz LRCK Duty Cycle 40 60 % SCLK Frequency 26 MHz SCLK Pulse Width Low TSCKL 15 ns SCLK Pulse Width High TSCKH 15 ns SCLK Rising to LRCK Edge Delay TLRH 10 ns SCLK Rising to LRCK Edge Setup Time TRSU 10 ns SDATA Valid to SCLK Rising Setup Time TSDS 10 ns SCLK Rising to SDATA Hold Time TSDH 10 ns SDATA SCLK LRCK TLRH TLRSU TSDS TSDH TSCKH TSCKL TSCKY Figure 1 Serial Audio Port Timing
561 E. Elliot Road #175 Chandler, AZ 85225 Tel: (480) 539-2900. Fax: (480) 474-1715 www.protekanalog.com PA5240 24-Bit, 192 kHz Stereo A/D Converter for PCM Audio 95246 Rev.0. 01/10 NOT FOR USE IN LIFE SUPPORT SYSTEMS DC CHARACTERISTICS AND SPECIFICATIONS PARAMETER MIN TYP MAX UNIT Power Supply Current (Normal Operation Mode) IA 23.3 mA IA 21.1 mA ID 32 mA VDDA=5V VDDA=3.3V VDDD, VDDP=5V VDDD, VDDP=3.3V ID 14 mA Power Supply Current (Power Down Operation Mode) IA 1.5 mA IA 1.2 mA ID TBD mA VDDA=5V VDDA=3.3V VDDD, VDDP=5V VDDD, VDDP=3.3V ID 1.1 mA Digital Voltage Level Input High-level Voltage VIH 0.7V DDP V Input Low-level Voltage VIL 0.3V DDP V Output High-level Voltage VOH 0.7V DDP V Output Low-level Voltage VOL 0.1V DDP V RECOMMENDED APPLICATION CIRCUIT ** These Resistors and capacitor can only be used if VDDD is derived from VDDA If used VDDD cannot drive any other Logic Note: * Pull-up for I2S Pull-down for Left Justified Figure 1 Recommended Application Circuit 5.1Ω 0.1µF 0.1µF 10µF 0.1µF 0.1µF 10µF VDDP VDDD GNDD RESETb MLRCK LRCK SCLK SDOUT AINL AINR REFQ REFP GNDA VDDA RESETb ModeSet 0 ModeSet 1 LRCK MLRCK SDOUT SCLK 33Ω 33Ω 33Ω VL or GND *10K PA5240 10µF 0.1µF 0.1µF 0.1µF 0.1µF 10µF 0.1µF 0.1µF 10µF 2200pF 2200 pF Analog Left IN Analog Right IN VA (3.3 to 5.5V)VL (1.8 to 5.5V) VD (3.3 to 5.5V)
The device can work either in master clock mode or slave clock mode by setting mode control pins M1 and M0 according to Table 1. In master mode, LRCK and SCLK are derived internally from MCLK. The available MCLK/LRCK ratios are listed in Table 2. SCLK/LRCK ratio is always 64 in master mode. ratios listed in Table 2. The LRCK/SCLK ratio is normally 64. Table 2. Sampling Frequency and MCLK/LRCK Ratio According to the sampling rate, the device can work in three speed modes: single speed, double speed and quad speed. In master mode, mode pins M1 and M0 set the speed mode according to Table 1. automatically. The relationship of SDATA, SCLK and LRCK with the two formats is shown through Figure 2 to Figure 3. When device powers up, it will detect the logic level on SDOUT pin. If the logic level on SDOUT is high, PA5240 selects I²S format. If the logic level on SDOUT is low, PA5240 selects Left Justified format. SDOUT pin can be pull-up by a 10kΩ resistor to set I²S audio format, or pull-down by a 10 KΩ resistor to set Left Justified format.
561 E. Elliot Road #175 Chandler, AZ 85225 Tel: (480) 539-2900. Fax: (480) 474-1715 www.protekanalog.com PA5240 24-Bit, 192 kHz Stereo A/D Converter for PCM Audio 95246 Rev.0. 01/10 NOT FOR USE IN LIFE SUPPORT SYSTEMS n-2 n-1 n321
1 SCLK
Figure 2 I²S Serial Audio Data Format Up To 24-bit n-2 n-1 n321 MSB LSB LEFT CHANNEL n-2 n-1 n321 MSB LSB RIGHT CHANNEL SDATA SCLK LRCK Figure 3 Left Justified Serial Audio Data Format Up To 24-bit POWER UP AND POWER DOWN RESETb pin active low will put the device in power down mode. During power-up, RESETb pin should be hold at low level to keep the device in reset until the power supplies, clocks and mode selection pins are stable.
561 E. Elliot Road #175 Chandler, AZ 85225 Tel: (480) 539-2900. Fax: (480) 474-1715 www.protekanalog.com PA5240 24-Bit, 192 kHz Stereo A/D Converter for PCM Audio 95246 Rev.0. 01/10 NOT FOR USE IN LIFE SUPPORT SYSTEMS
PACKAGE INFORMATION
PROTEK ANALOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF PROTEK DEVICES.