PA3428 UTC | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 9
Technical content
UNISONIC TECHNOLOGIES CO., LTD PA3428 CMOS IC www.unisonic.com.tw 1 of 9 Copyright © 2008 Unisonic Technologies Co., Ltd QW-R502-242.A 2W STEREO AUDIO AMPLIFIER DESCRIPTION As a stereo audio speaker which is operating on a single 5V supply, the UTC PA3428 is capable of delivering 2W of output power per channel into 4Ω loads with less than 1% THD+N. Way of two terminals (GAIN0 and GAIN1) can configured and control the amplifier gain. It also provide gain settings of 2, 6, 12, and 24V/V. Other features include internal gain control which requires few external components, an active-low shutdown mode input and thermal shutdown protection. FEATURES * Internal Depop circuitry * Output power at 1% THD+N Supply voltage:5V Delivering 2.0W into a 4Ω load Delivering 1.2W into a 8Ω load * Tow mode: Bridge-tied Load (BTL), Single-ended (SE) * Stereo input signal * Fully differential input * Gain control Internally * Differential Input fully Lead-free: PA3428L Halogen-free: PA3428G ORDERING INFORMATION Ordering Number Normal Lead Free Halogen Free Package Packing PA3428-N24-R PA3428L-N24- R PA3428G-N24-R TSSOP-24 Tape Reel PA3428-N24-T PA3428L-N24-T PA3428G-N24-T TSSOP-24 Tube
UNISONIC TECHNOLOGIES CO., LTD 2 of 9 www.unisonic.com.tw Q W - R 5 0 2 - 2 4 2 . A PIN CONFIGURATION GND/HS GAIN0 GAIN1 LOUT+ LLINEIN LHPIN PVDD RIN LOUT- LIN
24 GND/HS
14 PC-BEEP
13 GND/HS
PIN DESCRIPTION PIN NO PIN NAME I/O DESCRIPTION 1,12,13,24 GND/HS Ground, connec ted to thermal pad directly.
11 BYPASS Connected to voltage divider
2 GAIN0 I For gain control: Bit 0
3 GAIN1 I For gain control: Bit 1
5 LLINEIN I Line input for Left channel, available when pin17 is held low. 6 LPHIN I Headphone input Left channel, available when pin17 is held high. 7,18 PV DD I Supply voltage 8 R IN I Differential input for Right channel. And for single-ended inputs is also AC ground. 10 L IN I Differential input for Left channel. And for single-ended inputs is also AC ground. 14 PC-BEEP I PC-BEEP mode input. When at least eight continuous > 1-VPP square waves is input to this pin, PC-BEEP is enabled. 15 SE/BTL I Low for BTL mode, high for SE mode. 17 HP/ LINE I Input of MUX control. Being high to select the inputs of Pin6, 20, and low to select inputs of PIN 5, 23.
19 V DD Analog V DD Supply voltage
20 RHPIN I Right channel headphone input, selected when HP/LINE pin is held high. 22 SHUTDOWN I in shutdown mode when held low, expect PC-BEEP remains active. 23 RLINEIN I Headphone input right channel, available when pin17 is held low. 4 L OUT+ O Positive output for Left channel in BTL mode, positive output in SE mode. 9 L OUT- O Negative output for Left channel, and high impedance in SE mode. 16 R OUT- O Negative output for Right channel, and high impedance in SE mode. 21 R OUT+ O Positive output for right channel in BTL mode, positive output in SE mode.
UNISONIC TECHNOLOGIES CO., LTD 3 of 9 www.unisonic.com.tw Q W - R 5 0 2 - 2 4 2 . A ABSOLUTE MAXIMUM RATING PARAMETER SYMBOL RATINGS UNIT Supply Voltage V CC 6 V Power Dissipation TA≤25°С P D 2.7 W Operating Free-Air Temperature Range T A -40~+85 ° С Operating Junction Temperature Range T J 150 ° С Storage Temperature Range T STG -65~+150 ° С Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied. ELECTRICAL CHARACTERISTICS (TA=25°С) PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT DC ELECTRICAL CHARACTERISTICS Supply voltage V DD 4.5 5 5.5 V High-Level Input voltage V IH SHUTDOWN,SE/BTL, HP/LINE, GAIN0, GAIN1 3.5 V Low-Level Input voltage V IL SHUTDOWN,SE/BTL, HP/LINE,GAIN0, GAIN1 1 V DC Differential Output Voltage V OUT(DIFF) VDD= 5V,Gain = 2V/V 5 50 mV VDD= 5V, Stereo BTL 7.5 13 Supply Current in Mute Mode I DD VDD= 5V, Stereo SE 4 7 mA Supply Current, Shutdown Mode I DD(SD) V DD= 5V 160 300 µA AC ELECTRICAL CHARACTERISTICS VDD = 5.0V, RL = 4Ω, unless otherwise specified THD =1%, BTL, RL=4Ω, G=2V/V 2 THD =1%, BTL, RL=8Ω, G=2V/V 1.25 THD =10%, BTL, RL=4Ω, G=2V/V 2.5 THD =10%, BTL, RL=8Ω, G=2V/V 1.6 W Output Power P OUT THD =0.1%, SE, RL=32Ω 85 mW POUT =1.6W, BTL, RL= 4Ω, G=2V/V 100 POUT =1W, BTL, RL= 8Ω, G=2V/V 60 POUT =75mW, SE, RL=32Ω 80 Total Harmonic Distortion Plus Noise THD+N VI=1V, BTL, RL=10kΩ, SE 30 Max Output Power Bandwidth B OM THD =5% 15 kHz Power Supply Ripple Rejection PSRR F=1kHz, BTL, G=2V/V, CBYP=1µF 68 V/V Channel-to-Channel Output Separation F=1kHz 80 V/V Line/HP Input Separation 80 V/V BTL Attenuation (SE mode) 85 V/V Signal-to-Noise Ratio SNR P OUT =500mW, BTL, G=2V/V 90 V/V Output Noise Voltage eN BTL,G= 2V/V, A Weighted filter 45 µV(rms) Note: Output power is measured at the output terminals of the IC at 1kHz.
UNISONIC TECHNOLOGIES CO., LTD 4 of 9 www.unisonic.com.tw Q W - R 5 0 2 - 2 4 2 . A APPLICATION INFORMATION Shutdown Mode Operating INPUT AMPLIFIER HP/LINE SE/BTL SHUTDOWN INPUT OUTPUT X X L X MUTE L L H LINE BTL L H H LINE SE H L H HEADPHONE BTL H H H HEADPHONE SE X: Ignore L: Low H: High CI (Input Capacitor) The value of CI is important to consider as it directly affects the bass performance of the application circuit. When CI is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation, it’s value can be calculate by this equation: C I=1/ (2πRIFC) RI: Input Impedance FC: High-pass Filter’s Frequency The low leakage tantalum or ceramic capacitors are suggested to be used as the input coupling capacitors, because of the small leakage current of the input ca-pacitors will cause the dc offset voltage at the input to the amplifier that reduces the operation headroom, especially at the high gain applications. It is important to let the positive side connecting to the higher dc level of the application when using the polarized capacitors. Gain setting (Vs Gain0, Gain1 and R I, SE/BTL) Gain setting is determined by GAIN0 and GAIN1. The gains listed in the next table are realized by changing the taps on the input resistors inside the amplifier which will cause the internal input impedance(R I) to be dependent on the gain setting as we can see listed in the next table. AV(V/V) GAIN0 GAIN1 SE/BTL R I(kΩ) 2 0 0 0 90 6 0 1 0 45 12 1 0 0 30 24 1 1 0 15
1 X X 1
X: Ignore
UNISONIC TECHNOLOGIES CO., LTD 5 of 9 www.unisonic.com.tw Q W - R 5 0 2 - 2 4 2 . A BLOCK
UNISONIC TECHNOLOGIES CO., LTD 6 of 9 www.unisonic.com.tw Q W - R 5 0 2 - 2 4 2 . A TYPICAL APPLICATION CIRCUIT FOR DIFFERENTIAL INPUTS
UNISONIC TECHNOLOGIES CO., LTD 7 of 9 www.unisonic.com.tw Q W - R 5 0 2 - 2 4 2 . A TYPICAL APPLICATION CIRCUIT(Cont.) FOR SINGLE-ENDED INPUTS
UNISONIC TECHNOLOGIES CO., LTD 8 of 9 www.unisonic.com.tw Q W - R 5 0 2 - 2 4 2 . A TYPICAL CHARACTERISTICS
UNISONIC TECHNOLOGIES CO., LTD 9 of 9 www.unisonic.com.tw Q W - R 5 0 2 - 2 4 2 . A UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.