OP492GS

OP492GSZ AD | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 20

Technical content

Rev. C | Page 2 of 20 TABLE OF CONTENTS Direct Access Arrangement for Telephone Line Interface ... 14 Single-Supply Ultrasonic Clamping/Limiting Receiver

REVISION HISTORY

5/09—Rev. B to Rev. C Changes to Features Section and General Description Section . 1 Changed V 10/02—Rev. A to Rev. B 1/02—Rev. 0 to Rev. A

Rev. C | Page 3 of 20 SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

VS = 5 V , VCM = 0 V , VO = 2 V , TA = 25°C, unless otherwise noted. Table 1. Parameter Symbol Conditions Min Typ Max Unit INPUT CHARACTERISTICS Offset Voltage OP292 V OS 0.1 0.8 mV OP492 V OS 0.1 1 mV Input Bias Current IB 450 700 nA Input Offset Current IOS 7 50 nA −40°C ≤ TA ≤ +85°C 100 700 nA Input Voltage Range 0 4.0 V Common-Mode Rejection Ratio CMRR VCM = 0 V to 4.0 V 75 95 dB −40°C ≤ TA ≤ +85°C 70 93 dB −40°C ≤ TA ≤ +125°C 65 90 dB Large Signal Voltage Gain AVO R L = 10 kΩ, VO = 0.1 V to 4 V 25 200 V/mV −40°C ≤ TA ≤ +85°C 10 100 V/mV −40°C ≤ TA ≤ +125°C 5 50 V/mV Offset Voltage Drift ΔVOS/ΔT −40°C ≤ T A ≤ +125°C 2 10 μV/°C Long-Term VOS Drift1 ΔV OS/ΔT 1 μV/Month Bias Current Drift ΔIB/ΔT −40°C ≤ T A ≤ +85°C 6 pA/°C Offset Current Drift ΔIOS/ΔT −40°C ≤ TA ≤ +85°C 1.5 pA/°C −40°C ≤ TA ≤ +125°C 2 pA/°C OUTPUT CHARACTERISTICS Output Voltage Swing High V OUT RL = 100 kΩ to GND RL = 2 kΩ to GND 3.8 4.1 V Low VOUT R L = 100 kΩ to V+ 8 20 mV −40°C ≤ TA ≤ +125°C 12 20 mV RL = 2 kΩ to V+ 280 450 mV −40°C ≤ TA ≤ +125°C 300 550 mV Short-Circuit Current Limit ISC 5 8 mA POWER SUPPLY Power Supply Rejection Ratio PSRR VS = 4.5 V to 30 V, VO = 2 V 75 95 dB −40°C ≤ TA ≤ +125°C 70 90 dB Supply Current Per Amp ISY VO = 2 V 0.8 1.2 mA

Rev. C | Page 4 of 20 Parameter Symbol Conditions Min Typ Max Unit DYNAMIC PERFORMANCE Slew Rate SR RL = 10 kΩ 3 V/μs −40°C ≤ TA ≤ +125°C 1 2 V/μs Gain Bandwidth Product GBP 4 MHz Phase Margin φm 75 Degrees Channel Separation CS fO = 1 kHz 100 dB NOISE PERFORMANCE Voltage Noise en p-p 0.1 Hz to 10 Hz 25 μV p-p Voltage Noise Density en f = 1 kHz 15 nV/√Hz Current Noise Density in 0.7 pA/√Hz 1 Long-term offset voltage drift is guaranteed by 1,000 hours life test performed on three independent wafer lots at 125°C with LTPD of 1.3. VS =±15 V , VCM = 0 V , VO = 2 V , TA = 25°C, unless otherwise noted. Table 2. Parameter Symbol Conditions Min Typ Max Unit INPUT CHARACTERISTICS Offset Voltage OP292 VOS 1.0 2.0 mV −40°C ≤ TA ≤ +125°C 1.5 3 mV OP492 VOS 1.4 2.5 mV −40°C ≤ TA ≤ +125°C 2 3 mV Input Bias Current IB 375 700 nA −40°C ≤ TA ≤ +125°C 0.5 1 μA Input Offset Current IOS 7 50 nA −40°C ≤ TA ≤ +85°C 20 100 nA Input Voltage Range1 −11 +11 V Common-Mode Rejection Ratio CMRR VCM = ±11 V 78 100 dB −40°C ≤ TA ≤ +125°C 75 95 dB Large Signal Voltage Gain AVO RL = 10 kΩ, VO =±10 V 25 120 V/mV −40°C ≤ TA ≤ +85°C 10 75 V/mV −40°C ≤ TA ≤ +125°C 5 60 V/mV Offset Voltage Drift ΔVOS/ΔT −40°C ≤ TA ≤ +125°C 4 10 μV/°C Bias Current Drift ΔIB/ΔT −40°C ≤ TA ≤ +125°C 3 pA/°C OUTPUT CHARACTERISTICS Output Voltage Swing VO RL = 2 kΩ to GND ±11 ±12.2 V RL = 100 kΩ to GND ±13.8 ±14.3 V Short-Circuit Current Limit ISC Short circuit to GND 8 10.5 mA POWER SUPPLY Power Supply Rejection Ratio PSRR VS = ±2.25 V to ±15 V 75 86 dB −40°C ≤ TA ≤ +125°C 70 83 dB Supply Current Per Amp ISY VO = 0 V 1 1.4 mA

Rev. C | Page 5 of 20 Parameter Symbol Conditions Min Typ Max Unit DYNAMIC PERFORMANCE Slew Rate SR RL =10 kΩ 2.5 4 V/μs −40°C ≤ TA ≤ +125°C 2 3 V/μs Gain Bandwidth Product GBP 4 MHz Phase Margin φm 75 Degrees Channel Separation CS fO = 1 kHz 100 dB NOISE PERFORMANCE Voltage Noise en p-p 0.1 Hz to 10 Hz 25 μV p-p Voltage Noise Density en f = 1 kHz 15 nV/√Hz Current Noise Density in 0.7 pA/√Hz 1 Input voltage range is guaranteed by CMRR tests.

1 For supply voltages less than 36 V, the absolute maximum input voltage is

equal to the supply voltage. soldered in the circuit board for the surface-mount packages. Table 4. Thermal Resistance

720 OP AMPS

Figure 3. OP292 Input Offset Voltage Distribution @ 5 V Figure 4. OP292 Input Offset Voltage Distribution @ ±15 V

600 OP AMPS

Figure 5. OP292 Temperature Drift (TCVOS) Distribution @ 5 V Figure 6. OP492 Input Offset Voltage Distribution @ 5 V Figure 7. OP492 Input Offset Voltage Distribution @ ±15 V Figure 8. OP492 Temperature Drift (TCVOS) Distribution @ 5 V

Figure 9. OP292 Temperature Drift (TCVOS) Distribution @ ±15 V Figure 10. OP292 Open-Loop Gain vs. Temperature @ 5 V Figure 11. OP292 Open-Loop Gain vs. Temperature @ ±15 V Figure 12. OP492 Temperature Drift (TCVOS) Distribution @ ±15 V Figure 13. OP492 Open-Loop Gain vs. Temperature @ 5 V Figure 14. OP492 Open-Loop Gain vs. Temperature @ ±15 V

Figure 33. Voltage Noise Density

input requirements. The circuit operates on a single 5 V supply. this offers a compact, low part count solution. Figure 36. Universal Direct Access Arrangement for Telephone Line Interface

0 V to 4 V , as long as the input common-mode voltage of the

Figure 37. Single-Supply Instrumentation Amplifier a cost-effective, compact solution to a 12-bit analog channel. Figure 38. 12-Bit Single-Supply DAC with Serial Bus Control

50 Hz/60 Hz SINGLE-SUPPLY NOTCH FILTER

60 Hz rejection while powered by only a single 12 V supply. resistors and 5% capacitors produces satisfactory results. array for optimum matching characteristics.

1. FOR 50Hz APPLICATION CHANGE R12 TO R4 TO 3.16kΩ

Figure 39. Single-Supply 50 Hz/60 Hz Notch Filter formed by two cascading stages of 2-pole Sallen-Key filters. Figure 40. Four-Pole Bessel Low-Pass Filter Using Sallen-Key Topology can measure higher temperatures but at a slightly reduced accuracy. placed across R2 will help to suppress noise pickup. by summing a compensating current with Potentiometer P1. stage, producing a transfer coefficient of −10 mV/°C at the output.

1. ALL RESISTORS ARE 1%, 25ppm/°C EXCEPT R5 = 1%, 100ppm/°C.

1RT = ALPHATHERMISTOR 13A1002-C3. 2R1 = 0.1% IMPERIAL ASTRONICS M015. Figure 41. Low Cost Linearized Thermistor Amplifier

Rev. C | Page 18 of 20 NOTES

Rev. C | Page 19 of 20 NOTES

Rev. C | Page 20 of 20 NOTES ©1993–2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the prop erty of their respective owners. D00310-0-5/09(C)