MTP2N40E ONSEMI | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 7

Technical content

© Semiconductor Components Industries, LLC, 2006 August, 2006 − Rev. 1

1 Publication Order Number:

Designer’s™ Data Sheet TMOS E−FET.™ Power Field Effect Transistor N−Channel Enhancement−Mode Silicon Gate This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage −blocking capability without degrading performance over time. In addition, this advanced TMOS E −FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain−to−source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

  • Robust High V oltage Termination
  • Avalanche Energy Specified
  • Source−to−Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
  • Diode is Characterized for Use in Bridge Circuits
  • IDSS and VDS(on) Specified at Elevated Temperature MAXIMUM RATINGS (TC = 25°C unless otherwise noted) Rating Symbol Value Unit Drain−Source Voltage VDSS 400 Vdc Drain−Gate Voltage (RGS = 1.0 MΩ) VDGR 400 Vdc Gate−Source Voltage — Continuous Gate−Source Voltage — Non −Repetitive (tp ≤ 10 ms) VGS VGSM ±20 ±40 Vdc Vpk Drain Current — Continuous Drain Current — Continuous @ 100 °C Drain Current — Single Pulse (t p ≤ 10 μs) ID ID IDM 2.0 1.5 6.0 Adc Apk Total Power Dissipation Derate above 25°C PD 40 0.32 Watts W/°C Operating and Storage Temperature Range TJ, Tstg −55 to 150 °C Single Pulse Drain−to−Source Avalanche Energy — Starting T J = 25°C (VDD = 100 Vdc, VGS = 10 Vdc, Peak IL = 3.0 Apk, L = 10 mH, RG = 25 Ω) EAS 45 mJ Thermal Resistance — Junction to Case Thermal Resistance — Junction to Ambient RθJC RθJA 3.13 62.5 °C/W Maximum Lead Temperature for Soldering Purposes, 1/8″ from case for 10 seconds TL 260 °C Designer’s Data for “Worst Case” Conditions— The Designer’s Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate “worst case” design. Preferred devices are Motorola recommended choices for future use and best overall value. http://onsemi.com TMOS POWER FET

2.0 AMPERES, 400 VOLTS

RDS(on) = 3.5 /C0087 TO−220AB CASE 221A−06 Style 5 D S G

http://onsemi.com ELECTRICAL CHARACTERISTICS (TJ = 25°C unless otherwise noted) Characteristic Symbol Min Typ Max Unit OFF CHARACTERISTICS Drain−Source Breakdown Voltage (VGS = 0 Vdc, ID = 250 μAdc) Temperature Coefficient (Positive) V(BR)DSS 400 451 Vdc mV/°C Zero Gate Voltage Drain Current (VDS = 400 Vdc, VGS = 0 Vdc) (VDS = 400 Vdc, VGS = 0 Vdc, TJ = 125°C) IDSS 100 μAdc Gate−Body Leakage Current (VGS = ±20 Vdc, VDS = 0) IGSS — — 100 nAdc ON CHARACTERISTICS (1) Gate Threshold Voltage (VDS = VGS, ID = 250 μAdc) Temperature Coefficient (Negative) VGS(th) 2.0 3.2 7.0 4.0 Vdc mV/°C Static Drain−Source On−Resistance (VGS = 10 Vdc, ID = 1.0 Adc) RDS(on) — 3.1 3.5 Ohms Drain−Source On−Voltage (VGS = 10 Vdc) (ID = 2.0 Adc) (ID = 1.0 Adc, TJ = 125°C) VDS(on) 7.3 8.4 7.4 Vdc Forward Transconductance (VDS = 15 Vdc, ID = 1.0 Adc) gFS 0.5 1.0 — mhos DYNAMIC CHARACTERISTICS Input Capacitance (VDS = 25 Vdc, VGS = 0 Vdc, f = 1.0 MHz) Ciss — 229 320 pF Output Capacitance Coss — 34 40 Reverse Transfer Capacitance Crss — 7.3 10 SWITCHING CHARACTERISTICS (2) Turn−On Delay Time (VDD = 200 Vdc, ID = 2.0 Adc, VGS = 10 Vdc, RG = 9.1 Ω) td(on) — 8.0 16 ns Rise Time tr — 8.4 14 Turn−Off Delay Time td(off) — 12 26 Fall Time tf — 11 20 Gate Charge (VDS = 320 Vdc, ID = 2.0 Adc, VGS = 10 Vdc) QT — 8.6 12 nC Q1 — 2.6 — Q2 — 3.2 — Q3 — 5.0 — SOURCE−DRAIN DIODE CHARACTERISTICS Forward On−Voltage (IS = 2.0 Adc, VGS = 0 Vdc) (IS = 2.0 Adc, VGS = 0 Vdc, TJ = 125°C) VSD 0.88 0.76 1.2 Vdc Reverse Recovery Time (IS = 2.0 Adc, VGS = 0 Vdc, dIS/dt = 100 A/μs) trr — 156 — ns ta — 99 — tb — 57 — Reverse Recovery Stored Charge QRR — 0.89 — μC INTERNAL PACKAGE INDUCTANCE Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25″ from package to center of die) LD 3.5 4.5 nH Internal Source Inductance (Measured from the source lead 0.25″ from package to source bond pad) LS — 7.5 — nH (1) Pulse Test: Pulse Width ≤300 μs, Duty Cycle ≤ 2%. (2) Switching characteristics are independent of operating junction temperature.

5 VDS, DRAIN−TO−SOURCE VOLTAGE (VOLTS)

Figure 7. Gate−To−Source and Drain−To−Source Figure 8. Resistive Switching Time Figure 9. Diode Forward Voltage versus Current not exceed (TJ(MAX) − TC)/(RθJC). continuous current (ID), in accordance with industry custom. assumed to equal the values indicated.

http://onsemi.com PACKAGE DIMENSIONS CASE 221A−06 (TO−220AB) ISSUE Y NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED. STYLE 5: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN DIM MIN MAX MIN MAX MILLIMETERSINCHES A 0.570 0.620 14.48 15.75 B 0.380 0.405 9.66 10.28 C 0.160 0.190 4.07 4.82 D 0.025 0.035 0.64 0.88 F 0.142 0.147 3.61 3.73 G 0.095 0.105 2.42 2.66 H 0.110 0.155 2.80 3.93 J 0.018 0.025 0.46 0.64 K 0.500 0.562 12.70 14.27 L 0.045 0.060 1.15 1.52 N 0.190 0.210 4.83 5.33 Q 0.100 0.120 2.54 3.04 R 0.080 0.110 2.04 2.79 S 0.045 0.055 1.15 1.39 T 0.235 0.255 5.97 6.47 U 0.000 0.050 0.00 1.27 B Q H Z L V G N A K F 12 3 D SEATING PLANE−T− C ST U R J ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, direct ly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 MTP2N40E/D LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative E−FET and Designer’s is a trademark of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.