MT91L61AE

MT91L61 MITEL | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 32

Technical content

Features

• Single 2.7-3.6 volt supply operation
• MT91L61 version features a delayed framing pulse in SSI and ST -BUS modes to facilitate cascaded devices
• Programmable µ-Law/A-Law Codec and Filters
• Programmable ITU-T (G.711)/sign-magnitude coding
• Programmable transmit, receive and side-tone gains
• Fully differential interface to handset transducers - including 300 ohm receiver driver
• Flexible digital interface including ST -BUS/SSI
• Serial microport
• Low power operation
• ITU-T G.714 compliant
• Multiple power down modes

Applications

• Battery operated equipment
• Digital telephone sets
• Cellular radio sets
• Local area communications stations
• Pair Gain Systems
• Line cards

Description

The MT91L60/61 3V Multi-featured Codec incorporates a built-in Filter/Codec, gain control and programmable sidetone path as well as on-chip anti-alias filters, reference voltage and bias source. The device supports both ITU-T and sign- magnitude A-Law and µ-Law requirements. The MT91L60/61 is a true 3V device employing a fully differential architecture to ensure wide dynamic range. Complete telephony interfaces are provided for connection to handset transducers. Internal register access is provided through a serial microport compatible with various industry standard micro-controllers. The MT91L60/61 is fabricated in Mitel's ISO 2-CMOS technology ensuring low power consumption and high reliability.

Ordering Information

MT91L61AE 24 Pin Plastic DIP (600 mil) MT91L60AE 24 Pin Plastic DIP (600 mil) MT91L61AS 24 Pin SOIC MT91L60AS 20 Pin SOIC MT91L61AN 24 Pin SSOP MT91L60AN 20 Pin SSOP -40°C to +85°C Figure 1 - Functional Block Diagram M - M + HSPKR + HSPKR - FILTER/CODEC GAIN ENCODER DECODER 7dB -7dB Transducer Interface Flexible Digital Interface Timing ST-BUS C & D Channels Serial Microport A/µ/IRQ VSSD VDD VSSA VBias VRef Din Dout STB /F0i CLOCKin PWRST IC CS DATA1 DATA2 SCLK STBd/FOod (MT91L61only) DS5224 ISSUE 3 August 1999 MT91L60/61

3 Volt Multi-Featured Codec (MFC)

MT91L60/61 Advance Information Figure 2 - Pin Connections Pin Description Pin #

20 Pin 24 Pin Name Description

11 V Bias Bias Voltage (Output). (VDD /2) volts is available at this pin for biasing external amplifiers. Connect 0.1µF capacitor to VSSA . 22 V Ref Reference Voltage for Codec (Output). Used internally. Nominally [Vdd/2 - 1.1] volts. Connect 0.1µF capacitor to VSSA . 34 PWRST Power-up Reset (Input). CMOS compatible input with Schmitt Trigger (active low). 45I C Internal Connection.Tie externally to VSSD for normal operation.

56 A / µ/IRQ A/µ - When internal control bit DEn = 0 this CMOS level compatible input pin governs

the companding law used by the filter/Codec;µ-Law when tied to VSSD and A-Law when tied to VDD . Logically OR’ed with A/µ register bit. IRQ - When internal control bit DEn = 1 this pin becomes an open-drain interrupt output signalling valid access to the D-Channel registers in ST -BUS mode. 67 V SSD Digital Ground. Nominally 0 volts. 78 CS Chip Select (Input). This input signal is used to select the device for microport data transfers. Active low. CMOS level compatible. 8 10 SCLK Serial Port Synchronous Clock (Input).Data clock for microport. CMOS level compatible. 9 11 DATA 1 Bidirectional Serial Data.Port for microprocessor serial data transfer. In Motorola/ National mode of operation, this pin becomes the data transmit pin only and data receive is performed on the DATA 2 pin. Input CMOS level compatible. 10 12 DATA 2 Serial Data Receive.In Motorola/National mode of operation, this pin is used for data receive. In Intel mode, serial data transmit and receive are performed on the DATA 1 pin and DATA 2 is disconnected. Input CMOS level compatible. 11 13 D out Data Output. A high impedance three-state digital output for 8 bit wide channel data being sent to the Layer 1 transceiver. Data is shifted out via this pin concurrent with the rising edge of the bit clock during the timeslot defined by STB, or according to standard ST -BUS timing. 12 14 D in Data Input. A digital input for 8 bit wide channel data received from the Layer 1 transceiver. Data is sampled on the falling edge of the bit clock during the timeslot defined by STB, or according to standard ST -BUS timing. Input level is CMOS compatible. M - M +VBias VRef IC VSSD SCLK DATA1 DATA2 Din Dout VSSA HSPKR + HSPKR - VDD 12 13 NC PWRST A/µ/IRQ CS NC STB/F0i NC CLOCKin NCM - M +VBias VRef IC VSSD SCLK DATA1 DATA2 Din Dout VSSA HSPKR + HSPKR - VDD 10 11 PWRST A/µ/IRQ CS STB/F0i CLOCKin

20 PIN SOIC/SSOP 24 PIN PDIP

A/µ/IRQ CS NC STB/F0i STBd/FOod CLOCKin NC

24 PIN PDIP/SOIC/SSOP

MT91L60AS/AN MT91L60AE MT91L61AE/AS/AN

Advance Information MT91L60/61 13 15 STB/ F0i Data Strobe/Frame Pulse (Input). For SSI mode this input determines the 8 bit timeslot used by the device for both transmit and receive data. This active high signal has a repetition rate of 8 kHz. Standard frame pulse definitions apply in ST -BUS mode. CMOS level compatible input.

16 STBd/

(MT91L61 only) Delayed Frame Pulse Output. In SSI mode, an 8 bit wide strobe is output after the first strobe goes low. In ST -BUS mode, a frame pulse is output after 4 channel timeslots. 14 17 CLOCKin Clock (Input). The clock provided to this input pin is used for the internal device functions. For SSI mode connect the bit clock to this pin when it is 512 kHz or greater. Connect a 4096 kHz clock to this input when the available bit clock is 128 kHz or 256 kHz. For ST -BUS mode connect C4i to this pin. CMOS level compatible. 15 18 V DD Positive Power Supply (Input). Nominally 3 volts. 16 19 HSPKR- Inverting Handset Speaker (Output). Output to the handset speaker (balanced). 17 20 HSPKR+ Non-Inverting Handset Speaker (Output). Output to the handset speaker (balanced). 18 22 V SSA Analog Ground (Input).Nominally 0 volts. 19 23 M- Inverting Microphone (Input). Inverting input to microphone amplifier from the handset microphone. 20 24 M+ Non-Inverting Microphone (Input).Non-inverting input to microphone amplifier from the handset microphone. 3,9, 16,21 NC No Connect. (24 Packages only). Pin 16 is NC for MT91L60. Pin Description (continued) Pin # The 3V Multi-featured Codec (MFC) features complete Analog/Digital and Digital/Analog conversion of audio signals (Filter/Codec) and an analog interface to a standard handset transmitter and receiver (Transducer Interface). The receiver amplifier is capable of driving a 300 ohm load. Each of the programmable parameters within the functional blocks is accessed through a serial microcontroller port compatible with Intel MCS-51 ® , Motorola SPI ® and National Semiconductor Microwire® specifications. These parameters include: gain control, power down, mute, B-Channel select (ST -BUS mode), C&D channel control/access, law control, digital interface programming and loopback. Optionally the device may be used in a controllerless mode utilizing the power-on default settings. Functional Description Filter/Codec The Filter/Codec block implements conversion of the analog 0-3.3 kHz speech signals to/from the digital domain compatible with 64 kb/s PCM B-Channels. Selection of companding curves and digital code assignment are programmable. These are ITU-T G.711 A-law orµ-Law, with true-sign/Alternate Digit Inversion or true-sign/Inverted Magnitude coding, respectively. Optionally, sign-magnitude coding may also be selected for proprietary applications. The Filter/Codec block also implements transmit and receive audio path gains in the analog domain. A programmable gain, voice side-tone path is also included to provide proportional transmit speech feedback to the handset receiver. This side tone path feature is disabled by default. Figure 3 depicts the nominal half-channel and side-tone gains for the MT91L60/61.

MT91L60/61 Preliminary Information In the event ofPWRST, the MT91L60/61 defaults such that the side-tone path is off, all programmable gains are set to 0dB and ITU-Tµ-Law is selected. Further, the digital port is set to SSI mode operation at 2048 kb/s and the FDI and driver sections are powered up. (See Microport section.) The internal architecture is fully differential to provide the best possible noise rejection as well as to allow a wide dynamic range from a single 3 volt supply design. This fully differential architecture is continued into the Transducer Interface section to provide full chip realization of these capabilities for the handset functions. A reference voltage (V Ref), for the conversion requirements of the Codec section, and a bias voltage (V Bias), for biasing the internal analog sections, are both generated on-chip. VBias is also brought to an external pin so that it may be used for biasing external gain setting amplifiers. A 0.1µF capacitor must be connected from V Bias to analog ground at all times. Although VRef may only be used internally, a 0.1µF capacitor must be connected from VRef to ground. The analog ground reference point for these two capacitors must be physically the same point. To facilitate this the V Ref and VBias pins are situated on adjacent pins. The transmit filter is designed to meet ITU-T G.714 specifications. The nominal gain for this filter is 0dB (gain control = 0dB). Gain control allows the output signal to be increased up to 7dB. An anti-aliasing filter is included. This is a second order lowpass implementation with a corner frequency at 25 kHz. The receive filter is designed to meet ITU-T G.714 specifications. The nominal gain for this filter is 0dB (gain control = 0dB). Gain control allows the output signal to be attenuated up to 7dB. Filter response is peaked to compensate for the sinx/x attenuation caused by the 8 kHz sampling rate. Side-tone is derived from the input of the Tx filter and is not subject to the gain control of the Tx filter section. Side-tone is summed into the receive handset transducer driver path after the Rx filter gain control section so that Rx gain adjustment will not affect side-tone levels. The side-tone path may be enabled/disabled with the gain control bits located in Gain Control Register 2 (address 01h). Transmit and receive filter gains are controlled by the TxFG 0-TxFG2 and RxFG 0-RxFG 2 control bits, respectively. These are located in Gain Control Register 1 (address 00h). Transmit filter gain is adjustable from 0dB to +7dB and receive filter gain from 0dB to -7dB, both in 1dB increments. Side-tone filter gain is controlled by the STG 0-STG 2 control bits located in Gain Control Register 2 (address 01h). Side-tone gain is adjustable from -9.96dB to +9.96dB in 3.32dB increments. Companding law selection for the Filter/Codec is provided by the A/ µ companding control bit while the coding scheme is controlled by the Smag/ITU-T control bit. The A/µ control bit is logically OR’ed with the A/µ pin providing access in both controller and controllerless modes. Both A/µ and Smag/ ITU-T reside in Control Register 2 (address 04h). Table 1 illustrates these choices. Table 1 Transducer Interfaces Standard handset transducer interfaces are provided by the MT91L60/61. These are:

• The handset microphone inputs (transmitter), pins M+/M-. The nominal transmit path gain may be adjusted to either 6.0 dB or 15.3 dB. Control of this gain is provided by the TxINC control bit (Gain Control register 1, address 00h).
• The handset speaker outputs (receiver), pins HSPKR+/HSPKR-.This internally compensated fully differential output driver is capable of driving the load shown in Figure 3. The nominal receive path gain may be adjusted to either 0 dB, -6 dB or -12 dB. Control of this gain is provided by the RxINC control bit (Gain Control register 1, address 00h). This gain adjustment is in addition to the programmable gain provided by the receive filter. Microport The serial microport, compatible with Intel MCS-51 (mode 0), Motorola SPI (CPOL=0,CPHA=0) and Code Sign/ Magnitude ITU-T (G.711) µ-Law A-Law + Full Scale 1111 1111 1000 0000 1010 1010 + Zero 1000 0000 1111 1111 1101 0101 -Zero (quiet code) 0000 0000 0111 1111 0101 0101 - Full Scale 0111 1111 0000 0000 0010 1010 Intel® and MCS-51® are registered trademarks of Intel Corporation Motorola® and SPI® are registered trademarks of Motorola Corporation National® and Microwire® are trademarks of National Semiconductor Corporation

Advance Information MT91L60/61 National Semiconductor Microwire specifications provides access to all MT91L60/61 internal read and write registers. This microport consists of a transmit/ receive data pin (DATA1), a receive data pin (DATA2), a chip select pin ( CS) and a synchronous data clock pin (SCLK). For D-channel contention control, in ST -BUS mode, this interface provides an open-drain interrupt output ( IRQ). The microport dynamically senses the state of the serial clock (SCLK) each time chip select becomes active. The device then automatically adjusts its internal timing and pin configuration to conform to Intel or Motorola/National requirements. If SCLK is high during chip select activation then Intel mode 0 timing is assumed. The DATA1 pin is defined as a bi-directional (transmit/receive) serial port and DATA2 is internally disconnected. If SCLK is low during chip select activation then Motorola/National timing is assumed. Motorola processor mode CPOL=0, CPHA=0 must be used. DATA1 is defined as the data transmit pin while DATA2 becomes the data receive pin. Although the dual port Motorola controller configuration usually supports full-duplex communication, only half-duplex communication is possible in the MT91L60/61. The micro must discard non-valid data which it clocks in during a valid write transfer to the MT91L60/61. During a valid read transfer from the MT91L60/61 data simultaneously clocked out by the micro is ignored by the MT91L60/ 61. All data transfers through the microport are two-byte transfers requiring the transmission of a Command/ Address byte followed by the data byte written or read from the addressed register. CS must remain asserted for the duration of this two-byte transfer. As shown in Figures 5 and 6 the falling edge of CS indicates to the MT91L60/61 that a microport transfer is about to begin. The first 8 clock cycles of SCLK after the falling edge of CS are always used to receive the Command/Address byte from the microcontroller. The Command/Address byte contains information detailing whether the second byte transfer will be a read or a write operation and at what address. The next 8 clock cycles are used to transfer the data byte between the MT91L60/61 and the microcontroller. At the end of the two-byte transfer CS is brought high again to terminate the session. The rising edge ofCS will tri-state the output driver of DATA1 which will remain tri-stated as long as CS is high. Intel processors utilize least significant bit first transmission while Motorola/National processors employ most significant bit first transmission. The MT91L60/61 microport automatically accommodates these two schemes for normal data bytes. However, to ensure decoding of the R/ W and Figure 3 - Audio Gain Partitioning Serial Port Filter/Codec and Transducer Interface Handset Receiver (150Ω ) PCM Receive Filter Gain 0 to -7 dB (1 dB steps) Side-tone -9.96 to +9. 96 dB -11 dB (3.32 dB steps) -6 dB Receiver Driver -6.0 dB or 0 dB HSPKR + HSPKR - 75Ω Internal To Device External To Device Default Bypass M - Transmit Gain 6.37 dB Transmit Gain -0.37 dB or 8.93 dB Gain 0 to +7 dB PCM Transmitter Microphone D in D out Transmit Filter Gain 0 to +7 dB (1 dB steps) 75Ω Default Side-tone off Decoder Encoder

MT91L60/61 Preliminary Information address information, the Command/Address byte is defined differently for Intel operation than it is for Motorola/National operation. Refer to the relative timing diagrams of Figures 5 and 6. Receive data is sampled on the rising edge of SCLK while transmit data is made available concurrent with the falling edge of SCLK. Flexible Digital Interface A serial link is required to transport data between the MT91L60/61 and an external digital transmission device. The MT91L60/61 utilizes the ST -BUS architecture defined by Mitel Semiconductor but also supports a strobed data interface found on many standard Codec devices. This interface is commonly referred to as Simple Serial Interface (SSI). The combination of ST -BUS and SSI provides a Flexible Digital Interface (FDI) capable of supporting all Mitel basic rate transmission devices as well as many other 2B+D transceivers. The required mode of operation is selected via the CSL2-0 control bits (Control Register 2, address 04h). Pin definitions alter dependent upon the operational mode selected, as described in the following subsections as well as in the Pin Description tables. Quiet Code The FDI can be made to send quiet code to the decoder and receive filter path by setting the RxMute bit high. Likewise, the FDI will send quiet code in the transmit path when the TxMute bit is high. Both of these control bits reside in Control Register 1 at address 03h. When either of these bits are low their respective paths function normally. The -Zero entry of Table 1 is used for the quiet code definition. ST-BUS Mode The ST -BUS consists of output (DSTo) and input (DSTi) serial data streams, in FDI these are named Dout and Din respectively, a synchronous clock input signal CLOCKin ( C4i), and a framing pulse input (F0i). These signals are direct connections to the corresponding pins of Mitel basic rate devices. The CSL2, CSL1 and CSL0 bits are set to 1 for ST -BUS operation. The data streams operate at 2048 kb/s and are Time Division Multiplexed into 32 identical channels of 64 kb/s bandwidth. A frame pulse (a 244 nSec low going pulse) is used to separate the continuous serial data streams into the 32 channel TDM frames. Each frame has a 125µSecond period translating into an 8 kHz frame rate. A valid frame begins when F0i is logic low coincident with a falling edge ofC4i. Refer to Figure 11 for detailed ST -BUS timing.C4i has a frequency (4096 kHz) which is twice the data rate. This clock is used to sample the data at the 3/4 bit-cell position on DSTi and to make data available on DSTo at the start of the bit-cell. C4i is also used to clock the MT91L60/61 internal functions (i.e., Filter/ Codec, Digital gain and tone generation) and to provide the channel timing requirements. The MT91L60/61 uses only the first four channels of the 32 channel frame. These channels are always defined, beginning with Channel 0 after the frame pulse, as shown in Figure 6 (ST -BUS channel assignments). The MT91L60/61 provides a delayed frame pulse ( F0od), 4 channels after the input frame pulse. The first two (D & C) Channels are enabled for use by the DEN and CEN bits respectively, (Control Register 2, address 04h). ISDN basic rate service (2B+D) defines a 16 kb/s signalling (D) Channel. The MT91L60/61 supports transparent access to this signalling channel. ST -BUS basic rate transmission devices, which may not employ a microport, provide access to their internal control/status registers through the ST -BUS Control (C) Channel. The MT91L60/61 supports microport access to this C-Channel. DEN - D-Channel In ST -BUS mode access to the D-Channel (transmit and receive) data is provided through an 8-bit read/ write register (address 06h). D-Channel data is accumulated in, or transmitted from this register at the rate of 2 bits/frame for 16 kb/s operation (1 bit/ frame for 8 kb/s operation). Since the ST -BUS is asynchronous, with respect to the microport, valid access to this register is controlled through the use of an interrupt ( IRQ) output. D-Channel access is enabled via the (DEn) bit. DEN: When 1, ST -BUS D-channel data (1 or 2 bits/frame depending on the state of the D8 bit) is shifted into/ out of the D-channel (READ/WRITE) register. When 0, the receive D-channel data (READ) is still shifted into the proper register while the DSTo D-channel timeslot and IRQ outputs are tri-stated (default). D8: When 1, D-Channel data is shifted at the rate of 1 bit/ frame (8 kb/s).

MT91L60/61 Preliminary Information SSI Mode The SSI BUS consists of input and output serial data streams named Din and Dout respectively, a Clock input signal (CLOCKin), and a framing strobe input (STB). The frame strobe must be synchronous with, and eight cycles of, the bit clock. A 4.096 MHz master clock is also required for SSI operation if the bit clock is less than 512 kHz. The timing requirements for SSI are shown in Figures 12 & 13. In SSI mode the MT91L60/61 supports only B-Channel operation. The internal C and D Channel registers used in ST -BUS mode are not functional for SSI operation. The control bits TxBSel and RxBSel, as described in the ST -BUS section, are ignored since the B-Channel timeslot is defined by the input STB strobe. Hence, in SSI mode transmit and receive B-Channel data are always in the channel defined by the STB input. The data strobe input STB determines the 8-bit timeslot used by the device for both transmit and receive data. This is an active high signal with an 8 kHz repetition rate. The MT91L61 provides a delayed strobe pulse which occurs after the initial strobe goes low and is held high for the duration of 8 pcm bits. SSI operation is separated into two categories based upon the data rate of the available bit clock. If the bit clock is 512 kHz or greater then it is used directly by the internal MT91L60/61 functions allowing synchronous operation. If the available bit clock is 128 kHz or 256 kHz, then a 4096 kHz master clock is required to derive clocks for the internal MT91L60/61 functions. Applications where Bit Clock (BCL) is below 512 kHz are designated as asynchronous. The MT91L60/61 will re-align its internal clocks to allow operation when the external master and bit clocks are asynchronous. Control bits CSL2, CSL1 and CSL0 in Control Register 2 (address 04h) are used to program the bit rates. For synchronous operation data is sampled, from Din, on the falling edge of BCL during the time slot defined by the STB input. Data is made available, on Dout, on the rising edge of BCL during the time slot defined by the STB input. Dout is tri-stated at all times when STB is not true. If STB is valid and PDDR is set, then quiet code will be transmitted on Dout during the valid strobe period. There is no frame delay through the FDI circuit for synchronous operation. For asynchronous operation Dout and Din are as defined for synchronous operation except that the allowed output jitter on Dout is larger. This is due to the resynchronization circuitry activity and will not affect operation since the bit cell period at 128 kb/s and 256 kb/s is relatively large. There is a one frame delay through the FDI circuit for asynchronous operation. Refer to the specifications of Figures 12 & 13 for both synchronous and asynchronous SSI timing. PWRST/Software Reset (Rst) While the MT91L60/61 is held inPWRST no de vice control or functionality is possible. While in software reset (Rst=1, address 03h) only the microport is functional. Software reset can only be removed by writing the Rst bit low or by performing a hardware PWRST. While the Rst bit is high, the other bits in Control Register 1 are held low and cannot be reprogrammed. Therefore to modify Control Register 1 the Rst bit must first be written low, followed by a 2nd write operation which writes the desired data. This avoids a race condition between clearing the reset bit and the writing of the other bits in Control Register 1. After a Power-up reset ( PWRST) or software reset (Rst) all control bits assume their "Power Reset Value" default states;µ-Law coding, 0 dB Rx and 6dB Tx gains and the device powered up in SSI mode 2048 kb/s operation with Dout tri-stated while there is no strobe active on STB. If a valid strobe is supplied to STB, then Dout will be active, during the defined channel. To attain complete power-down from a normal operating condition, write PDFDI = 1 and PDDR = 1 (Control Register 1, address 03h) or set the PWRST pin low.

Advance Information MT91L60/61 Figure 8 shows an application in a wireless phone set. Figure 9 shows an MT9161B’s delayed frame pulse driving a second MT9161B. This configuration would be used where multiple CODEC’s were using a data bus (an example being Mitel’s ST -BUS). Table 2: 3V Multi-featured Codec Register Map

00 RxINC RxFG

2 RxFG 1 RxFG 0 TxINC TxFG 2 TxFG 1 TxFG 0 Gain Control

0 1 ----- S T G 2 STG 1 STG 0 Gain Control Register 2

03 PDFDI PDDR RST - T xMute R xMute T xBsel R xBsel Control Register 1

04 CEN DEN D8 A/ µ Smag/

CSL 2 CSL 1 CSL 0 Control Register 2

05 C 7 C 6 C 5 C 4 C 3 C 2 C 1 C 0 C-Channel

06 D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 D-Channel

Note: Bits marked "-" are reserved bits and should be written with logic "0"

MT91L60/61 Advance Information Figure 8 - Wireless Phone Set 0.1µF 0.1µF VBias +3V 75Ω 150Ω 75Ω+3V Dout Din 10 11 Frame Pulse Clock VBias+ +3V 330Ω 10 µF Av = 1 + 2R T T 100K VBias 511Ω Electret Microphone 100K 0.1µF 511Ω A/µ/IRQ MT91L60 R R 0.1µF SCLK DATA1 DATA2 DATA2 Motorola Mode only CSINTEL MCS-51 or MOTOROLA SPI Micro- Controller R T +3V 330Ω 10 µF Electret Microphone 0.1µF M-VBias Differential Amplifier Single-ended Amplifier Typical External Gain AV= 5-10() Wireless Phone Baseband Processer 0.1µF 100K

Advance Information MT91L60/61 Figure 9 - Delayed Frame Pulse of First MT91L61 Signalling Second MT91L61 0.1µF 0.1µF VBias +3V 75Ω 150Ω 75Ω+3V Dout Din 12 13 Frame Pulse Clock A/µ/IRQ MT91L61 SCLK DATA1 DATA2 DATA2 Motorola Mode only CSINTEL MCS-51 or MOTOROLA SPI Micro- Controller Typical External Gain AV= 5-10() 0.1µF 0.1µF VBias +3V 75Ω 150Ω 75Ω+3V A/µ/IRQ SCLK DATA1 DATA2 DATA2 Motorola Mode only CS 12 13 MT91L61 Timing from PC Bus 0.1µF 100K

MT91L60/61 Advance Information Register Summary Receive Gain Setting (dB) RxFG 2 RxFG 1 RxFG 0 Transmit Gain Setting (dB) TxFG 2 TxFG 1 TxFG 0 (default) 0 (default) 0 Gain Control Register 1 ADDRESS = 00h WRITE/READ VERIFY Power Reset Value 1000 0000 76543210 RxINC RxFG 2 RxFG 1 RxFG 0 TxFG 2 TxFG 1 TxFG 0TxINC RxFG n = Receive Filter Gain bit n TxFG n = Transmit Filter Gain bit n RxINC: When high, the receive path nominal gain is set to 0 dB. When low, this gain is -6.0 dB. TxINC: When high, the transmit path nominal gain is set to 15.3 dB. When low, this gain is 6.0 dB. Side-tone Gain Setting (dB) STG 2 STG 1 STG 0 (default) OFF -9.96 -6.64 -3.32 3.32 6.64 9.96 Gain Control Register 2 ADDRESS = 01h WRITE/READ VERIFY Power Reset Value XXXX X000 76543210 --- - S T G 2 STG 1 STG 0- STG n = Side-tone Gain bit n Note: Bits marked "-" are reserved bits and should be written with logic "0"

Advance Information MT91L60/61 DrGain When high, the receive path is summed with the side tone path and is attenuated by 6dB. When low, the receive path conatins no side tone (default). Path Control ADDRESS = 02h WRITE/READ VERIFY Power Reset Value XX00 0000 76543210 --- - -- DrGain- PDFDI When high, the FDI PLA and the Filter/Codec are powered down (default). When low, the FDI is active. PDDR When high, the ear driver and Filter/Codec are powered down (default). In addition, in ST-BUS mode, the selected output channel is tri-stated. In SSI mode the PCM output code will be -zero code during the valid strobe period. The output will be tri-stated outside of the valid strobe and for the whole frame if no strobe is supplied. When low, the driver and Filter/Codec are active if PDFDI is low. Rst When high, a software reset occurs performing the same function as the hardware reset ( PWRST) except that the Rst bit remains high and device remains powered up. A software reset can be removed only by writing this bit low or by means of a hardware reset ( PWRST). This bit is useful for quickly programming the Registers to the default Power Reset Values. When this bit is low, the reset condition is removed allowing the registers to be modified TxMute When high the transmit PCM stream is interrupted and replaced with quiet code; thus forcing the output code into a mute state (only the output code is muted, the transmit microphone and transmit Filter/Codec are still functional). When low the full transmit path functions normally (default). RxMute When high the received PCM stream is interrupted and replaced with quiet code; thus forcing the receive path into a mute state. When low the full receive path functions normally (default). TxBsel When high, the transmit B2 channel is functional in ST-BUS mode. When low, the transmit B1 channel is functional in ST-BUS mode. Not used in SSI mode. RxBsel When high, the receive B2 channel is functional in ST-BUS mode. When low, the receive B1 channel is functional in Control Register 1 ADDRESS = 03h WRITE/READ VERIFY Power Reset Value 0000 0000 76543210 PDFDI PDDR TxBsel RxBselRst _ TxMute RxMute Note: Bits marked "-" are reserved bits and should be written with logic "0"

MT91L60/61 Advance Information CEn When high, data written into the C-Channel register (address 05h) is transmitted during channel 1 on DSTo. When low, the channel 1 timeslot is tri-stated on DSTo. Channel 1 data received on DSTi is read via the C-Channel register (address 05h) regardless of the state of CEn. This control bit has significance only for ST-BUS operation and is ignored for SSI operation. DEn When high, data written into the D-Channel Register (address 06h) is transmitted (2 bits/frame) during channel 0 on DSTo. The remaining six bits of the D-Channel carry no information. When low, the channel 0 timeslot is completely tri-stated on DSTo. Channel 0 data received on DSTi is read via the D-Channel register regardless of the state of DEN. This control bit has significance only for ST-BUS mode and is ignored for SSI operation. D8 When high, D-channel operates at 8kb/s. When low, D-channel operates at 16kb/s (default). µ When high, A-Law encoding/decoding is selected for the MT91L60/61. When low,µ-Law encoding/decoding is selected. Smag/ITU-T When high, sign-magnitude code assignment is selected for the Codec input/output. When low, ITU-T code assignment is selected for the Codec input/output; true sign, inverted magnitude (µ-Law) or true sign, alternate digit inversion (A-Law). CSL 2 CSL 1 CSL 0 Bit Clock rate (kHz) CLOCKin (kHz) Mode 1 1 1 N/A 4096 ST-BUS 1 0 0 128 4096 SSI 1 0 1 256 4096 SSI 0 0 0 512 512 SSI 0 0 1 1536 1536 SSI 0 1 0 2048 2048 SSI (default) 0 1 1 4096 4096 SSI Control Register 2 ADDRESS = 04h WRITE/READ VERIFY Power Reset Value 0000 0010 76543210 CEn DEn CSL 1 CSL 0D8 A/µ CSL 2 Smag/ ITU-T Note: Bits marked "-" are reserved bits and should be written with logic "0"

Advance Information MT91L60/61 Figure 10 - Loopback Signal Flow C-Channel Register ADDRESS = 05h WRITE/READ Power Reset Value 1111 1111- write 76543210 C7 C6 C5 C4 C2 C1 C0 C3 Micro-port access to the ST -BUS C-Channel information read and write XXXX XXXX - read D7-D0 Data written to this register will be transmitted every frame, in channel 0, if the DEn control bit is set (address 04h). Received D-Channel data is valid, regardless of the state of DEn. These bits are valid for ST-BUS mode only and are accessible only when IRQ indicates valid access. D-Channel Register ADDRESS = 06h WRITE/READ Power Reset Value 1111 1111- write 76543210 D7 D6 D5 D4 D2 D1 D0 D3 XXXX XXXX - read PCM/ ANALOG This control bit functions only when loopen is set high. It is ignored when loopen is low. For loopback operation when this bit is high, the device is configured for digital-to-digital loopback operation. Data on Din is looped back to Dout without conversion to the analog domain. However, the receive D/A path (from Din to HSPKR ±) still functions. When low, the device is configured for analog-to-analog operation. An analog input signal at M ± is looped back to the SPKR± outputs through the A/D and D/A circuits as well as through the normal transmit A/D path (from M± to Dout). loopen When high, loopback operation is enabled and the loopback type is governed by the state of the PCM/ANALOG bit. When low, loopbacks are disabled, the device operates normally and the PCM/ANALOG bit is ignored. Loopback Register ADDRESS = 07h WRITE/READ VERIFY Power Reset Value XXXX 0000 76543210 -- -- - PCM/ loopen- ANALOG Dout M +/- HSPKR +/- Dout Din HSPKR +/- Analog Loopback Digital Loopback PCM/ ANALOG = 0 loopen = 1 PCM/ ANALOG = 1 loopen = 1 Note: Bits marked "-" are reserved bits and should be written with logic "0"

MT91L60/61 Advance Information † Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Note 1: Power delivered to the load is in addition to the bias current requirements. Absolute Maximum Ratings† Parameter Symbol Min Max Units 1 Supply Voltage V DD - VSS - 0.3 5 V 2 Voltage on any I/O pin V I/VO VSS - 0.3 VDD + 0.3 V

3 Current on any I/O pin (transducers excluded) I I/IO ± 20 mA

4 Storage Temperature T S - 65 + 150 °C

5 Power Dissipation (package) P D 750 mW

Recommended Operating Conditions - Voltages are with respect to VSS unless otherwise stated Characteristics Sym Min Typ Max Units Test Conditions 1 Supply Voltage V DD 2.7 3 3.6 V 2 CMOS Input Voltage (high) V IHC 0.9*VDD VDD V 3 CMOS Input Voltage (low) V ILC VSS 0.1*VDD V

4 Operating Temperature T A - 40 + 85 °C

Characteristics Sym Min Typ Max Units Test Conditions

1 Static Supply Current (clock

disabled, all functions off, PDFDI/ PDDR=1, PWRST=0) I DDC1 22 0 µA Outputs unloaded, Input signals static, not loaded

2 Dynamic Supply Current:

Total all functions enabled IDDFT 6 10 mA See Note 1.

Advance Information MT91L60/61 † DC Electrical Characteristics are over recommended temperature range & recommended power supply voltages. ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. * Note 1 - Magnitude measurement, ignore signs. † AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages. ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. Characteristics Sym Min Typ ‡ Max Units Test Conditions 1 Input HIGH Voltage CMOS inputs VIHC 0.7*Vdd V 2 Input LOW Voltage CMOS inputs V ILC 0.3*Vdd V 3 VBias Voltage Output V Bias VDD /2 V Max. Load = 20k Ω 4 VRef Voltage Output V Ref VDD /2-1.1 V No Load 5 Input Leakage Current I IZ 0.1 10 µAV IN=V DD to VSS

6 Positive Going Threshold

Voltage (PWRST only) Negative Going Threshold Voltage ( PWRST only) Hysteresis VT+ VT- 2.2 0.65 0.7 V V V Vdd = 3V

7 Output HIGH Current I

OH 1.0 mA V OH = 0.9*VDD See Note 1 8 Output LOW Current I OL 2.5 mA V OL = 0.1*VDD See Note 1 9 Output Leakage Current I OZ 0.01 10 µAV OUT = VDD and VSS

10 Output Capacitance C o 15 pF

11 Input Capacitance C i 10 pF

Clockin Tolerance Characteristics† (ST-BUS Mode) Characteristics Min Typ ‡ Max Units Test Conditions 1 C4i Frequency 4095.6 4096 4096.4 kHz (i.e., 100 ppm)

MT91L60/61 Advance Information † AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages. ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. * Note: TxINC, refer to Control Register 1, address 00h. AC Characteristics† for A/D (Transmit) Path-0dBm0 = ALo3.17- 3.17dB =1.027Vrms forµ-Law and0dBm0 = ALo3.14 Characteristics Sym Min Typ ‡ Max Units Test Conditions

1 Analog input equivalent to

ALi3.17 ALi3.14 4.246 4.4 Vp-p Vp-p µ-Law A-Law Both at Codec

2 Absolute half-channel gain

M ± to Dout G AX1 G AX2 5.4 14.7 6.0 15.3 6.6 15.9 dB dB Transmit filter gain=0dB setting. TxINC = 0* TxINC = 1* @1020 Hz Tolerance at all other transmit filter settings (1 to 7dB) -0.2 ±0.1 +0.2 dB 3 Gain tracking vs. input level ITU-T G.714 Method 2 G TX -0.3 -0.6 -1.6 0.3 0.6 1.6 dB dB dB 3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0 4 Signal to total Distortion vs. input level. ITU-T G.714 Method 2 D QX 35 dB dB dB 0 to -30 dBm0 -40 dBm0 -45 dBm0

5 Transmit Idle Channel Noise N

-70.5 -69 dBrnC0 dBm0p µ-Law A-Law

6 Gain relative to gain at 1020Hz

<50Hz 60Hz 200Hz 300 - 3000 Hz 3000-3300 Hz 3300 Hz 3400 Hz 4000 Hz 4600 Hz >4600 Hz G RX -0.25 -0.9 -0.9 -1.2 -45 -0.2 -0.6 -23 -41 -25 -30 0.0 0.25 0.25 0.25 0.25 -12.5 -25 -25 dB dB dB dB dB dB dB dB dB dB

7 Absolute Delay D

AX 360 µs at frequency of minimum delay

8 Group Delay relative to DAX D DX 750

µs µs µs µs 500-600 Hz 600 - 1000 Hz 1000 - 2600 Hz 2600 - 2800 Hz

9 Power Supply Rejection

f=1020 Hz PSSR 30 50 dB ±100mV peak signal on V DD µ-law

Advance Information MT91L60/61 † AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages. ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. * Note: RxINC, refer to Control Register 1, address 00h. AC Characteristics† for D/A (Receive) Path- 0dBm0 = ALo3.17 - 3.17dB = 1.027Vrms forµ-Law and 0dBm0 = ALo3.14 Characteristics Sym Min Typ ‡ Max Units Test Conditions

1 Analog output at the Codec full

ALo3.17 ALo3.14 4.183 4.331 Vp-p Vp-p µ-Law A-Law 2 Absolute half-channel gain. Din to HSPKR± G AR1 G AR2 G AR3 G AR4 -0.6 -6.6 -6.6 -12.6 -12 0.6 -5.4 -5.4 -11.4 dB dB dB dB DrGain=0, RxINC =1* DrGain=0, RxINC =0* DrGain=1, RxINC =1* DrGain=1, RxINC =0* @ 1020 Hz Tolerance at all other receive filter settings (-1 to -7dB) -0.2 ±0.1 +0.2 dB 3 Gain tracking vs. input level ITU-T G.714 Method 2 G TR -0.3 -0.6 -1.6 0.3 0.6 1.6 dB dB dB 3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0 4 Signal to total distortion vs. input level. ITU-T G.714 Method 2 G QR 35 dB dB dB 0 to -30 dBm0 -40 dBm0 -45 dBm0

5 Receive Idle Channel Noise N

11.5 -80 -77 dBrnC0 dBm0p µ-Law A-Law

4600 Hz G RR -0.25 -0.90 -0.9 -0.9 -0.1 -0.5 -23 -41 0.25 0.25 0.25 0.25 0.25 -12.5 -25 -25 dB dB dB dB dB dB dB dB

AR 240 µs at frequency of min. delay

8 Group Delay relative to DAR D DR 750

µs µs µs µs 500-600 Hz 600 - 1000 Hz 1000 - 2600 Hz 2600 - 2800 Hz

9 Crosstalk D/A to A/D

-90 -90 -74 -80 dB dB ITU-T G.714.16

MT91L60/61 Advance Information † AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages. ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. * Note: RxINC, refer to Control Register 1, address 00h. † Electrical Characteristics are over recommended temperature range & recommended power supply voltages. ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. * Note: RxINC, refer to Control Register 1, address 00h. † Electrical Characteristics are over recommended temperature range & recommended power supply voltages. ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. * Note: TxINC, refer to Control Register 1, address 00h. Characteristics Sym Min Typ ‡ Max Units Test Conditions

1 Absolute path gain

gain adjust = 0dB G AS1 G AS2 -17.1 -11.1 -16.5 -10.5 -15.9 -9.9 dB dB RxINC = 0* RxINC = 1* M ± inputs to HSPKR± outputs

1000 Hz at STG2=1

2 Tolerance of other side-tone

settings (-9.96 to 9.96 dB) relative to output at 0dB setting Electrical Characteristics† for Analog Outputs Characteristics Sym Min Typ ‡ Max Units Test Conditions

1 EarpIece load impedance E ZL 260 300 ohms across HSPKR ±

2 Allowable earpiece capacitive

ECL 300 pF each pin: HSPKR+, HSPKR- 3 Earpiece harmonic distortion E D 0.5 % 300 ohms load across HSPKR ± (tol-15%), VO ≤693mV RMS , RxINC=1*, Rx gain=0dB Electrical Characteristics† for Analog Inputs Characteristics Sym Min Typ ‡ Max Units Test Conditions

1 Maximum input voltage without

across M+/M- V IOLH 2.128 0.756 Vp-p Vp-p TxINC = 0, A/µ = 0* TxINC = 1, A/µ = 1* Tx filter gain=0dB setting

2 Input Impedance Z I 50 k Ω M+/M- to VSSA

Advance Information MT91L60/61 † Timing is over recommended temperature range & recommended power supply voltages. ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. * Note: All conditions→ data-data, data-HiZ, HiZ-data. Figure 11 - ST-BUS Timing Diagram Characteristics Sym Min Typ ‡ Max Units Test Conditions

1 C4i Clock Period t C4P 244 ns

2 C4i Clock High period t C4H 122 ns

3 C4i Clock Low period t C4L 122 ns

4 C4i Clock Transition Time t T 20 ns

5 F0i Frame Pulse Setup Time t F0iS 50 ns

6 F0i Frame Pulse Hold Time t F0iH 50 ns

7 Delayed Frame Pulse delay

8 Delayed Frame Pulse hold

9 DSTo Delay t DSToD 125 ns C L = 30pF , 1kΩ load.*

10 DSTi Setup Time t DSTiS 20 ns

11 DSTi Hold Time t DSTiH 50 ns

70% 30% 70% 30% 70% 30% 70% 30% NOTE: Levels refer to %VDD tT tT tC4LtC4HtC4P 1 bit cell tDSTiS tDSTiH tF0iS tF0iH tT tDSToD tT C4i F0i 70% 30% F0od tF0odS tF0odH

64 Clock Periods

MT91L60/61 Advance Information † Timing is over recommended temperature range & recommended power supply voltages. ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. Note 1: Not production tested, guaranteed by design. Characteristics Sym Min Typ ‡ Max Units Test Conditions

1 BCL Clock Period t BCL 244 1953 ns BCL=4096 kHz to 512 kHz

2 BCL Pulse Width High t BCLH 115 122 ns BCL=4096 kHz

3 BCL Pulse Width Low t BCLL 122 ns BCL=4096 kHz

4 BCL Rise/Fall Time t R /tF 20 ns Note 1

5 Strobe Pulse Width t ENW 8 x tBCL ns Note 1

6 Delayed Strobe Pulse Width t ENWD 8 x tBCL ns Note 1

7 Strobe setup time before BCL falling tSSS 70 tBCL -80 ns

8 Strobe hold time after BCL falling tSSH 80 tBCL -80 ns

9 Delayed Strobe Pulse delay after BCL

10 Delayed Strobe Pulse hold time after

11 Dout High Impedance to Active Low

tDOZL 55 ns C L=50 pF , RL=1K

12 Dout High Impedance to Active High

tDOZH 55 ns C L=50 pF , RL=1K

13 Dout Active Low to High Impedance

tDOLZ 90 ns C L=50 pF , RL=1K

14 Dout Active High to High Impedance

tDOHZ 90 ns C L=50 pF , RL=1K

15 Dout Delay (high and low) from BCL

tDD 80 ns C L=50 pF , RL=1K

16 Din Setup time before BCL falling tDIS 10 ns

17 Din Hold Time from BCL falling t DIH 50 ns

Advance Information MT91L60/61 Figure 12 - SSI Synchronous Timing Diagram † Timing is over recommended temperature range & recommended power supply voltages. ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. NOTE 1: Not production tested, guaranteed by design. Characteristics Sym Min Typ ‡ Max Units Test Conditions

1 Bit Cell Period T DATA 7812

BCL=128 kHz BCL=256 kHz

2 Frame Jitter T j 600 ns

3 Bit 1 Dout Delay from STB

tdda1 Tj+600 ns C L=50 pF , RL=1K

4 Bit 2 Dout Delay from STB

ns C L=50 pF , RL=1K

5 Bit n Dout Delay from STB

(n-1) x TDATA -Tj 600 + (n-1) x TDATA 600 + (n-1) x TDATA +Tj ns C L=50 pF , RL=1K n=3 to 8

6 Bit 1 Data Boundary T DATA1 TDATA -Tj TDATA +Tj ns

7 Din Bit n Data Setup time from

tSU TDATA \\2 +500ns-Tj +(n-1) x TDATA ns n=1-8

8 Din Data Hold time from STB

tho TDATA \\2 +500ns+Tj +(n-1) x TDATA ns (BCL) Din Dout STB 70% 30% 70% 30% 70% 30% 70% 30% tBCLH tR tF tBCLL tDIS tDIH tDOZL tDD tBCL tDOZH tSSS tENW tSSH tDOLZ tDOHZ NOTE: Levels refer to % VDD (CMOS I/O) CLOCKin 70% 30%STBd tENWD tDSTBR tDSTBF

MT91L60/61 Advance Information Figure 13 - SSI Asynchronous Timing Diagram † Timing is over recommended temperature range & recommended power supply voltages. ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. * Note: All conditions→ data-data, data-HiZ, HiZ-data. Characteristics Sym Min Typ ‡ Max Units Test Conditions

1 Input data setup t IDS 100 ns

2 Input data hold t IDH 30 ns

3 Output data delay t ODD 120 ns C L = 50pF , RL = 1K *

4 Serial clock period t CYC 500 1000 ns

5 SCLK pulse width high t CH 250 500 ns

6 SCLK pulse width low t CL 250 500 ns

7 CS setup-Intel t CSSI 200 ns

8 CS setup-Motorola t CSSM 100 ns

9 CS hold t CSH 100 ns

10 CS to output high impedance tOHZ 120 ns C L = 50pF , RL = 1K

70% 30% 70% 30% 70% 30% Tj tdda1 NOTE: Levels refer to % VDD (CMOS I/O) tdha1 TDATA1 tdda2 TDATA Bit 1 Bit 2 Bit 3 D1 D2 D3 tho tsu TDATA /2 TDATA TDATA

Advance Information MT91L60/61 Figure 14 - Microport Timing HiZ HiZ DATA INPUT DATA INPUT DATA OUTPUT DATA OUTPUT 2.0V 0.8V 90% 10% 90% 10% 2.0V 0.8V 2.0V 0.8V 2.0V 0.8V 2.0V 0.8V tIDS tIDH tCYC tODD tCSSI tCH tOHZ 2.0V 0.8V tCSSM tIDH tIDS 2.0V 0.8V tCYC tODD tCSH NOTE: % refers to % VDD SCLK SCLK Intel Mode = 0 Motorola Mode = 00 CS tCL tCH tCL

Small Shrink Outline Package (SSOP) - N Suffix Pin 1 A 1 B e D E A L H C A 2 Dim 20-Pin 24-Pin 28-Pin 48-Pin Min Max Min Max Min Max Min Max A 0.079 (2) - 0.079 (2) 0.079 (2) 0.095 (2.41) 0.110 (2.79) A 1 0.002 (0.05) 0.002 (0.05) 0.002 (0.05) 0.008 (0.2) 0.016 (0.406) B 0.0087 (0.22) 0.013 (0.33) 0.0087 (0.22) 0.013 (0.33) 0.0087 (0.22) 0.013 (0.33) 0.008 (0.2) 0.0135 (0.342) C 0.008 (0.21) 0.008 (0.21) 0.008 (0.21) 0.010 (0.25) D 0.27 (6.9) 0.295 (7.5) 0.31 (7.9) 0.33 (8.5) 0.39 (9.9) 0.42 (10.5) 0.62 (15.75) 0.63 (16.00) E 0.2 (5.0) 0.22 (5.6) 0.2 (5.0) 0.22 (5.6) 0.2 (5.0) 0.22 (5.6) 0.291 (7.39) 0.299 (7.59) e 0.025 BSC (0.635 BSC)

0.025 BSC

(0.635 BSC) (0.635 BSC) (0.635 BSC) A 2 0.065 (1.65) 0.073 (1.85) 0.065 (1.65) 0.073 (1.85) 0.065 (1.65) 0.073 (1.85) 0.089 (2.26) 0.099 (2.52) H 0.29 (7.4) 0.32 (8.2) 0.29 (7.4) 0.32 (8.2) 0.29 (7.4) 0.32 (8.2) 0.395 (10.03) 0.42 (10.67) L 0.022 (0.55) 0.037 (0.95) 0.022 (0.55) 0.037 (0.95) 0.022 (0.55) 0.037 (0.95) 0.02 (0.51) 0.04 (1.02) Notes: 1) Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) 4) Ref. JEDEC Standard M0-150/M0118 for 48 Pin 5) A & B Maximum dimensions include allowable mold flash General-11

Lead SOIC Package - S Suffix NOTES: 1. Controlling dimensions in parenthesis ( ) are in millimeters. 2. Converted inch dimensions are not necessarily exact. DIM 16-Pin 18-Pin 20-Pin 24-Pin 28-Pin Min Max Min Max Min Max Min Max Min Max A 0.093 (2.35) 0.104 (2.65) 0.093 (2.35) 0.104 (2.65) 0.093 (2.35) 0.104 (2.65) 0.093 (2.35) 0.104 (2.65) 0.093 (2.35) 0.104 (2.65) A 1 0.004 (0.10) 0.012 (0.30) 0.004 (0.10) 0.012 (0.30) 0.004 (0.10) 0.012 (0.30) 0.004 (0.10) 0.012 (0.30) 0.004 (0.10) 0.012 (0.30) B 0.013 (0.33) 0.020 (0.51) 0.013 (0.33) 0.030 (0.51) 0.013 (0.33) 0.020 (0.51) 0.013 (0.33) 0.020 (0.51) 0.013 (0.33) 0.020 (0.51) C 0.009 (0.231) 0.013 (0.318) 0.009 (0.231) 0.013 (0.318) 0.009 (0.231) 0.013 (0.318) 0.009 (0.231) 0.013 (0.318) 0.009 (0.231) 0.013 (0.318) D 0.398 (10.1) 0.413 (10.5) 0.447 (11.35) 0.4625 (11.75) 0.496 (12.60) 0.512 (13.00) 0.5985 (15.2) 0.614 (15.6) 0.697 (17.7) 0.7125 (18.1) E 0.291 (7.40) 0.299 (7.40) 0.291 (7.40) 0.299 (7.40) 0.291 (7.40) 0.299 (7.40) 0.291 (7.40) 0.299 (7.40) 0.291 (7.40) 0.299 (7.40) e 0.050 BSC (1.27 BSC)

0.050 BSC

(1.27 BSC) (1.27 BSC) (1.27 BSC) (1.27 BSC) H 0.394 (10.00) 0.419 (10.65) 0.394 (10.00) 0.419 (10.65) 0.394 (10.00) 0.419 (10.65) 0.394 (10.00) 0.419 (10.65) 0.394 (10.00) 0.419 (10.65) L 0.016 (0.40) 0.050 (1.27) 0.016 (0.40) 0.050 (1.27) 0.016 (0.40) 0.050 (1.27) 0.016 (0.40) 0.050 (1.27) 0.016 (0.40) 0.050 (1.27) Pin 1 A 1 B e E A L H C Notes: 1) Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) 4) A & B Maximum dimensions include allowable mold flash D L 4 mils (lead coplanarity) General-7

Plastic Dual-In-Line Packages (PDIP) - E Suffix NOTE: Controlling dimensions in parenthesis ( ) are in millimeters. DIM 8-Pin 16-Pin 18-Pin 20-Pin Plastic Plastic Plastic Plastic Min Max Min Max Min Max Min Max C 0.008 (0.203) 32 1 E n-2 n-1 n L D D 1 A 2 e b C eA Notes: 1) Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) A eB eC General-8

Plastic Dual-In-Line Packages (PDIP) - E Suffix DIM 22-Pin 24-Pin 28-Pin 40-Pin Plastic Plastic Plastic Plastic Min Max Min Max Min Max Min Max eA 0.300 BSC (7.62) eB 0.430 (10.92) α 15° 15° 15° 15° 32 1 E n-2 n-1 n L D D 1 A 2 e b C eA Notes: 1) Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) A eB α Shaded areas for 300 Mil Body Width 24 PDIP only

M Mitel (design) and ST -BUS are registered trademarks of MITEL Corporation Mitel Semiconductor is an ISO 9001 Registered Company Copyright 1999 MITEL Corporation All Rights Reserved Printed in CANADA TECHNICAL DOCUMEN TATION - NO T FOR RESALE World Headquarters - Canada Tel: +1 (613) 592 2122 Fax: +1 (613) 592 6909 North America Asia/Pacific Europe, Middle East, Tel: +1 (770) 486 0194 Tel: +65 333 6193 and Africa (EMEA) Fax: +1 (770) 631 8213 Fax: +65 333 6192 Tel: +44 (0) 1793 518528 Fax: +44 (0) 1793 518581 http://www.mitelsemi.com Information relating to products and services furnished herein by Mitel Corporation or its subsidiaries (collectively “Mitel”) is believed to be reliable. However, Mitel assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Mitel or licensed from third parties by Mitel, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Mitel, or non-Mitel furnished goods or services may infringe patents or other intellectual property rights owned by Mitel. This publication is issued to provide information only and (unless agreed by Mitel in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Mitel without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user’s responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Mitel’s conditions of sale which are available on request.