DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 17
Technical content
Features
- Resistant to High Humidity and Common Automotive Media
- Improved Accuracy at High Temperature
- Available in Small and Super Small Outline Packages
- 1.5% Maximum Error over 0° to 85°C
- Ideally suited for Microprocessor or Microcontroller-Based Systems
- Temperature Compensated from -40° to +125°C
- Durable Thermoplastic (PPS) Surface Mount Package
ORDERING INFORMATION
Option Case No. # of Ports Pressure Type Device MarkingNone Single Dual Gauge Differential Absolute Small Outline Package (MPXA6115A Series) MPXA6115A6U Rails 482 • • MPXA6115A MPXA6115A6T1 Tape and Reel 482 • • MPXA6115A MPXA6115AC6U Rails 482A • • MPXA6115A MPXA6115AC6T1 Tape and Reel 482A • • MPXA6115A MPXA6115AC7U Rails 482C • • MPXA6115A Small Outline Package (Media Resistant Gel) (MPXAZ6115A Series) MPXAZ6115A6U Rails 482 • • MPXAZ6115A MPXAZ6115AC6U Rails 482A • • MPXAZ6115A MPXAZ6115AC6T1 Tape and Reel 482A • • MPXAZ6115A MPXAZ6115AP Trays 1369 • • MPXAZ6115A MPXAZ6115APT1 Tape and Reel 1369 • • MPXAZ6115A Super Small Outline Package (MPXH6115A Series) MPXH6115A6U Rails 1317 • • MPXH6115A MPXH6115A6T1 Tape and Reel 1317 • • MPXH6115A MPXH6115AC6U Rails 1317A • • MPXH6115A MPXH6115AC6T1 Tape and Reel 1317A • • MPXH6115A MPXA6115A Series MPXH6115A MPXHZ6115A 15 to 115 kPa (2.2 to 16.7 psi) 0.2 to 4.8 V Output MPXAZ6115A Application Examples
- Aviation Altimeters
- Industrial Controls
- Engine Control/Manifold Absolute Pressure (MAP)
- Weather Station and Weather Reporting Device Barometers
2 Freescale Semiconductor
Small Outline Package (Media Resistant Gel) (MPXHZ6115A Series) MPXHZ6115A6U Rails 1317 • • MPXHZ6115A MPXHZ6115A6T1 Tape and Reel 1317 • • MPXHZ6115A MPXHZ6115AC6U Rails 1317A • • MPXHZ6115A MPXHZ6115AC6T1 Tape and Reel 1317A • • MPXHZ6115A SUPER SMALL OUTLINE PACKAGES MPXA6115A6U/T1 MPXAZ6115A6U CASE 482 MPXA6115AC6U/T1 MPXAZ6115AC6U/T1 CASE 482A MPXH6115A6U/T1 MPXHZ6115A6U/T1 CASE 1317 MPXH6115AC6U/T1 MPXHZ6115AC6U/T1 CASE 1317A MPXA6115AC7U CASE 482C MPXAZ6115AP/T1 CASE 1369
Table 1. Operating Characteristics (VS = 5.0 Vdc, TA = 25°C unless otherwise noted, P1 > P2) 1.Device is ratiometric within this specified excitation range. 2.Offset (Voff) is defined as the output voltage at the minimum rated pressure. 3.Full Scale Output (VFSO) is defined as the output voltage at the maximum or full rated pressure.
- Full Scale Span (VFSS) is defined as the algebraic difference between the output voltage at full rated pressure and the output voltage at the
Linearity: Output deviation from a straight line relationship with pressure over the specified pressure range. and from the minimum or maximum operating temperature points, with zero differential pressure applied. maximum rated pressure at 25°C. TcSpan: Output deviation over the temperature range of 0° to 85°C, relative to 25°C. TcOffset: Output deviation with minimum pressure applied, over the temperature range of 0° to 85°C, relative to 25°C. specified step change in pressure. 7.Warm-up Time is defined as the time required for the product to meet the specified output voltage after the pressure has been stabilized. 8.Offset Stability is the product's output deviation when subjected to 1000 cycles of Pulsed Pressure, Temperature Cycling with Bias Test. Table 2. Maximum Ratings(1) 1.Exposure beyond the specified limits may cause permanent damage or degradation to the device.
- Maximum Output Current is controlled by effective impedance from Vout to Gnd or Vout to VS in the application circuit.
4 Freescale Semiconductor
Figure 1 shows a block diagram of the internal circuitry integrated on a pressure sensor chip. Figure 1. Fully Integrated Pressure Sensor Schematic Super Small Outline chip carrier (Case 1317). compatibility in your application. Figure 2. Cross Sectional Diagram SSOP/SOP (not to scale) Figure 3. Typical Application Circuit
51 K47 pF
Figure 4. Output vs. Absolute Pressure
20 Pressure (in kPa)
6 Freescale Semiconductor
Figure 5. SOP Footprint (Case 482) Figure 6. SSOP Footprint (Case 1317 and 1317A)
0.060 TYP 8X
0.100 TYP
0.100 TYP 8X
0.027 TYP 8X
0.053 TYP 8X
Freescale Semiconductor, Inc. 7 PACKAGE DIMENSIONS CASE 482-01 ISSUE O SMALL OUTLINE PACKAGE CASE 482A-01 ISSUE A SMALL OUTLINE PACKAGE S D 8 PL G SBM0.25 (0.010) A ST -A- -B- N C M J K PIN 1 IDENTIFIER H SEATING PLANE -T- DIM MIN MAX MIN MAX MILLIMETERSINCHES A 10.540.4250.415 10.79 B 10.540.4250.415 10.79 C 5.380.2300.212 5.84 D 0.960.0420.038 1.07 G 0.100 BSC 2.54 BSC H 0.002 0.010 0.05 0.25 J 0.009 0.011 0.23 0.28 K 0.061 0.071 1.55 1.80 M 0˚ 7˚ 0˚ 7˚ N 0.405 0.415 10.29 10.54 S 0.709 0.725 18.01 18.41 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006). 5. ALL VERTICAL SURFACES 5˚ TYPICAL DRAFT . PIN 1 IDENTIFIER H SEATING PLANE -T- W C M J K V DIM MIN MAX MIN MAX MILLIMETERSINCHES A 10.540.4250.415 10.79 B 10.540.4250.415 10.79 C 12.700.5200.500 13.21 D 0.960.0420.038 1.07 G 0.100 BSC 2.54 BSC H 0.002 0.010 0.05 0.25 J 0.009 0.011 0.23 0.28 K 0.061 0.071 1.55 1.80 M 0˚ 7˚ 0˚ 7˚ N 0.444 0.448 11.28 11.38 S 0.709 0.725 18.01 18.41 V 0.245 0.255 6.22 6.48 W 0.115 0.125 2.92 3.17 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006). 5. ALL VERTICAL SURFACES 5˚ TYPICAL DRAFT .S D 8 PL G SBM0.25 (0.010) AT -A- -B-N S
8 Freescale Semiconductor
A 10.540.4250.415 10.79 B 10.540.4250.415 10.79 C 12.700.5200.500 13.21 D 0.660.0340.026 0.864 G 0.100 BSC 2.54 BSC J 0.009 0.011 0.23 0.28 K 0.100 0.120 2.54 3.05 M 0 15 0 15 N 0.444 0.448 11.28 11.38 S 0.540 0.560 13.72 14.22 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006). 5. ALL VERTICAL SURFACES 5 TYPICAL DRAFT. 6. DIMENSION S TO CENTER OF LEAD WHEN FORMED PARALLEL. PIN 1 K SEATING PLANE–T– S G –A– –B– C N V W M J V 0.245 0.255 6.22 6.48 W 0.115 0.125 2.92 3.17 IDENTIFIER D 8 PL SBM0.25 (0.010) A ST DETAIL X DETAIL X
Freescale Semiconductor, Inc. 9 PACKAGE DIMENSIONS CASE 1369-01 ISSUE B SMALL OUTLINE PACKAGE PAGE 1 OF 2
10 Freescale Semiconductor
Freescale Semiconductor, Inc. 11 PACKAGE DIMENSIONS CASE 1317-04 ISSUE H SUPER SMALL OUTLINE PACKAGE PAGE 1 OF 3
12 Freescale Semiconductor
SUPER SMALL OUTLINE PACKAGE PAGE 2 OF 3
Freescale Semiconductor, Inc. 13 PACKAGE DIMENSIONS CASE 1317-04 ISSUE H SUPER SMALL OUTLINE PACKAGE PAGE 3 OF 3
14 Freescale Semiconductor
SUPER SMALL OUTLINE PACKAGE PAGE 1 OF 2
Freescale Semiconductor, Inc. 15 PACKAGE DIMENSIONS CASE 1317A-04 ISSUE D SUPER SMALL OUTLINE PACKAGE PAGE 2 OF 2
16 Freescale Semiconductor
Table 3. Revision History
Rev. 7.1 Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm. Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc. All rights reserved. How to Reach Us: Home Page: www.freescale.com Web Support: http://www.freescale.com/support